

# The ALICE High Level Trigger

Matthias Richter<sup>1</sup>

T. Alt<sup>3</sup>, H. Helstrup<sup>2</sup>, V. Lindenstruth<sup>3</sup>, C. Loizides<sup>4</sup>, G. Øvrebek<sup>1</sup>,  
D. Röhrich<sup>1</sup>, B. Skaali<sup>5</sup>, T. Steinbeck<sup>3</sup>, R. Stock<sup>4</sup>, H. Tilsner<sup>3</sup>,  
K. Ullaland<sup>1</sup>, A. Vestbø<sup>1</sup>, T. Vik<sup>5</sup> and A. Wiebalck<sup>3</sup>

for the ALICE Collaboration

<sup>1</sup>Department of Physics and Technology, University of Bergen, Norway

<sup>2</sup>Faculty of Engineering, Bergen University College, Norway


<sup>3</sup>Kirchhoff Institute for Physics, University of Heidelberg, Germany

<sup>4</sup>Institute for Nuclear Physics, University of Frankfurt, Germany

<sup>5</sup>Department of Physics, University of Oslo, Norway

# Motivation: Data Rate Reduction

event sizes (zero suppressed):



event rates:

central Pb Pb: ~ 200 Hz  
(for events including TPC)  
min bias p p: ~ 1000Hz

maximum total DAQ – rate

~ 20 – 25 GByte/sec

~ 1.2 GByte/sec.


event rate reduction

+ low statistics

online event selection


+ High Level Trigger

# The HLT system in the ALICE data flow



...

# The HLT system in the ALICE data flow




...

Inspected events per year (in TPC)

	Without HLT	With HLT
Pb-Pb	$10^7$	$20 * 10^7$
p-p	$10^9$	$10 * 10^9$

# Data flow in the HLT




36 TPC sectors, ITS, TRD, ...

**DDL: Detector Data Link** (optical fiber)

**HLT-RORC: ReadOut Receiver Card**  
(HLT type with FPGA Co-Processors)

# Data flow in the HLT



36 TPC sectors, ITS, TRD, ...

**DDL: Detector Data Link** (optical fiber)

**HLT-RORC: ReadOut Receiver Card**  
(HLT type with FPGA Co-Processors)

runs on a PC-cluster

- 450 - 500 nodes
- input from  
~250 HLT-RORCs

# Track reconstruction in the TPC

## TPC occupancy:


estimation:

$dN_{ch}/d\eta=8000$  : **20000** tracks in the TPC


## two approaches:

### Cluster finding

Reconstruct space points  
from 2D clusters




**Track reconstruction**  
Connect space points into tracks  
and fit them to a model (helix)




- Sequential tracking
  - Cluster finding (weighted mean)
  - Track follower
  
- Iterative tracking
  - Hough transform on Raw ADC-Data gives track candidates
  - Cluster fitting with respect to track parameters

# Sequential tracking – dataflow









# Iterative tracking – dataflow



# Performance of track reconstruction




# Data compression for TPC data

Local techniques: Applied on the scale of ADC-data.

( NIM A489 (2002) 406 )

	Type of encoder	Relative event size [%]
Lossless	Arithmetic Coding	80
	Huffman Coding	71
Lossy	Vector Quantization	64-48

Prob. distribution of ADC-values




# Data compression for TPC data

Local techniques: Applied on the scale of ADC-data.

( NIM A489 (2002) 406 )

	Type of encoder	Relative event size [%]
Lossless	Arithmetic Coding	80
	Huffman Coding	71
Lossy	Vector Quantization	64-48

Prob. distribution of ADC-values




**Global techniques: Applied on the scale of clusters and tracks.**

Cluster position represent small deviations,  $\delta$ , from the track fit and is subject to detector resolution.



Cluster widths are a function of track parameters

Describe the clusters within the track model, and store only deviations from the model.




Track and cluster modeling



# Data compression II



TPC display before and after cluster assignment and removal



- Compression ratio up to 20
- with significant accuracy 7 - 10



Tracking efficiency: left removing all remaining clusters, right keeping selection

# Components of the HLT system


## ✓ Commercial off-the-shelf PCs

- ~250 dual processor PCs equipped with HLT-RORC cards with FPGA Co-processor

### HLT Front End Processor (FEP)

- ~250 dual processor compute nodes



## HLT Readout Receiver Card



# Components of the HLT system

- ✓ Commercial off-the-shelf PCs
  - ~250 dual processor PCs equipped with HLT-RORC cards with FPGA Co-processor
  - **HLT Front End Processor (FEP)**
  - ~250 dual processor compute nodes
- ✓ Network Communication
  - NIC (Gigabit Ethernet, InfiniBand,...)
  - Network protocol (TCP)

## HLT Readout Receiver Card





**Local Pattern Recognition  
in the onboard FPGA**

# Components of the HLT system


- ✓ Commercial off-the-shelf PCs
  - ~250 dual processor PCs equipped with HLT-RORC cards with FPGA Co-processor
  - **HLT Front End Processor (FEP)**
  - ~250 dual processor compute nodes
- ✓ Network Communication
  - NIC (Gigabit Ethernet, InfiniBand,...)
  - Network protocol (TCP)
- ✓ Fault-tolerant cluster management
  - Cluster Interface Agent (CIA)
    - low cost sensor and actuator
    - allows system detection and repair decoupled from the node's software system
  - see talk of R. Panse this conference for details

## HLT Readout Receiver Card



**Local Pattern Recognition  
in the onboard FPGA**






- ✓ Analysis components
  - developed in the ALICE offline framework AliRoot
  - written in C++
  - data internally organized in simple C structures to minimize size
  - abstract interface connects analysis components to either online or offline framework

## ✓ Publisher-Subscriber Interface


- Communication framework running on HLT cluster
- Common interface for communication between processes on the same node and also between different nodes across the underlying network
- Generic modular framework allowing arbitrary connectivity metric (one-to-many, many-to-one)


- see talks of T. Steinbeck this conference for more details



# Prototype for one TPC sector

- Simulated 'realistic' pp events
  - 25 piles (~400 particles in TPC)
- Full track reconstruction
  - Cluster finder + Track finder
- 19 Nodes, P3 800 MHz dual proc., Fast Ethernet  
Heidelberg HLT cluster





# Summary

- The HLT will enhance the yield of rare cross-section signals in ALICE by online event reconstruction and/or data compression

# Summary

- The HLT will enhance the yield of rare cross-section signals in ALICE by online event reconstruction and/or data compression
- The system will consist of up to 500 dual processor PCs, partially equipped with FPGA Co-processors

# Summary


- The HLT will enhance the yield of rare cross-section signals in ALICE by online event reconstruction and/or data compression
- The system will consist of up to 500 dual processor PCs, partially equipped with FPGA Co-processors
- Current online tracking performance is sufficient for  $dN_{ch}/d\eta < 4000$  already now

# Summary

- The HLT will enhance the yield of rare cross-section signals in ALICE by online event reconstruction and/or data compression
- The system will consist of up to 500 dual processor PCs, partially equipped with FPGA Co-processors
- Current online tracking performance is sufficient for  $dN_{ch}/d\eta < 4000$  already now
- Data modeling indicate compression factors of about 10 with acceptable efficiency loss

# Summary

- The HLT will enhance the yield of rare cross-section signals in ALICE by online event reconstruction and/or data compression
- The system will consist of up to 500 dual processor PCs, partially equipped with FPGA Co-processors
- Current online tracking performance is sufficient for  $dN_{ch}/d\eta < 4000$  already now
- Data modeling indicate compression factors of about 10 with acceptable efficiency loss
- HLT prototype performance on p-p for pileup-removal already very satisfactory, next integration tests following fall 2004



---

# Thank you for your attention

Matthias Richter,  
Department of Physics and Technology,  
University of Bergen, Norway  
[Matthias.Richter@ift.uib.no](mailto:Matthias.Richter@ift.uib.no)