

P. Vande Vyvre - CERN/EP

Workshop on Innovative Detectors for Supercolliders

Erice September 2003



- DAQ and HLT of LHC experiments
- Supercollider reference
- Technology trends
- DAQ and HLT for SLHC experiments

R&D

Conclusions




DAQ and HLT of LHC experiments

- Supercollider reference
- Technology trends
- DAQ and HLT for SLHC experiments


R&D

Conclusions



Multi-level trigger system


Reject background Select most interesting collisions Reduce total data volume



Workshop Super Collider - September 2003





Data acquisition






TRG/DAQ/HLT @ LHC







CMS




Workshop Super Collider - September 2003






CERN	TRG @ LI		
	# Trigger Levels	Rate F Level Tr (Hz)	
ALICE	4	Pb-Pb p-p	6x10 ³ 10 ³
ATLAS	3	L 1 L 2	10 ⁵ 2x10 ³
CMS	2	L 1	10 ⁵
LHCb	3	L 0 L 1	10 ⁶ 4x10 ⁴
Workshop Super Collider - September 2003		8	P. Vande Vyvre CERN-EP



CERNY	DAQ	DAQ @ LHC (1)			
		Event	Readou	ut	
		Size	(HLT inp		
		(Byte)	(Events/s.)	(GByte/s)	
ALICE The Prediction Predictina Predictina Predictina Predictina Predictina Predictina P					
Magnet	Pb-Pb	5x10 ⁷	2x10 ³	25	
Run Canare Run Ca	рр	2x10 ⁶	10 ²	1	
ATLAS		10 ⁶	2x10 ³	10	
CMS $\int de t = \int de $		10 ⁶	10 ⁵	100	
LHCb		2x10 ⁵	40x10 ⁴	4	
Workshop Super Collider - September 2003		10		P. Vande Vyvre CERN-EP	






Mass Storage @ LHC

	(HLT	dout output) s.) (MByte/s)	Data archived Total/year (PBytes)	
ALICE	-Pb 2x10 ² 10 ²	1250 200	2.3	
ATLAS	-Pb 10 ²	300 100	6.0	
CMS Pb- pp	-Pb 10 ²	100 100	3.0	
LHCb	2x10 ²	40	1.0	
Workshop Super Collider - September 2003		12	P. Vande Vyvre CERN-E	



Rates & Bandwidths @ LHC





DAQ for Super Collider Experiments

• DAQ and HLT of LHC experiments

- Supercollider reference
- Technology trends
- DAQ and HLT for SLHC experiments

R&D


Conclusions



Super collider reference

- References:
 - hep-ph/0204087 "Physics potential and experimental challenges of the LHC luminosity upgrade"
 - ICFA workshop October 2002 on advanced hadron colliders
- Complement to LHC in TeV region
 - e⁺e⁻ colliders
 - μ⁺μ⁻ colliders
- After LHC
 - Multi-10-100 TeV
 - LHC energy upgrade
 - New magnets, new machine
 - Technical feasibility being studied
 - LHC luminosity upgrade L=10³⁵c m⁻²s⁻¹, bunch crossing 12.5 ns
 - "Modest" change to machine
 - Major upgrade for experiments
 - Tracker occupancy increased by 10
 - Used here as reference collider

■ VLHC, CLIC Workshop Super Collider - September 2003





Consequences for DAQ

- Rate increase
- Data volume increase
- Massive need for data transfer, processing and storage
 - 1000's of links to transfer 10's TByte/s off-detector
 - Event building at TByte/s
 - Data storage at GByte/s
- Impact of duration and complexity
- DAQ and HLT based on commodity components
- Need for R&D and prototyping



Trigger, DAQ, HLT

- Trigger Level 1
 - Custom logic
 - Special architectures
 - Computing farm
- Trigger Level 2
 - Special architectures
 - Computing farm
- DAQ
 - Ad-hoc solution (readout)
 - Computing farm
- High Level Trigger (HLT)
 - Computing farm

- HEP specific
 - Home-made development
 - Custom building blocks
 - Fast but rigid
 - Obsolescence of dev. tools
 - Programmable by "a few experts"
- General-purpose
 - Home-made software
 - Commodity building blocks
 - Slow but flexible
 - Long-term availability tools
 - Programmable by "all"
- For DAQ and HLT: custom if no alternative Evolution of industry will be the driving force

Workshop Super Collider - September 2003




DAQ for Super Collider Experiments

- DAQ and HLT of LHC experiments
- Supercollider reference
- Technology trends
- DAQ and HLT for SLHC experiments

R&D


Conclusions



[©] Intel corp.




Chip key parameters






Memory capacity







On and off board data communication

- Standardize in the box (Rapid I/O, Hyper-Transport, etc)
- The RapidIO Interconnect Architecture:
 - Chip-to-chip and board-to-board communications
 - Gbit/s and beyond.
 - High-performance, packet-switched, interconnect technology
 - Switches on the board
- The RapidIO Trade Association:
 - Non-profit corporation controlled by its members
 - Direct the future development
 - For networking products: increased bandwidth, lower costs, and a faster time-to-market than other more computer-centric bus standards.
 - Steering Committee: Alcatel, Cisco Systems, EMC Corporation, Ericsson, Lucent Technologies, Mercury Computer Systems, Motorola, and Nortel Networks



I/O bus evolution

- PCI is today's de-facto standard
- Initiative of Intel
- Public from the start, "imposed" to industry
 - Exceptional period of stability and compatibility
- Industry de-facto standard for local I/O: PCI (PCI SIG)
 - 33 MHz 133 MBytes/s 1992: origin 32 bits ■ 1993: V2.0 32 bits 1994: V2.1 ■ 1996: V2.2 64 bits 66 MHz 512 MBytes/s 1999: PCI-X 1.0 1 GBytes/s 64 bits 133 MHz 2002: PCI-X 2.0 4 Gbytes/s 64 bits 512 MHz
- Future: PCI-X 2.0, 3GIO, PCI-Express



I/O and system busses

	Bus	Industrial	Bus	Bus	Max. bw	Туре
		Support	width	clock	on single	
C			(bits)	(MHz)	channel	
(PCI 32 bits/33 MHz	1990, Intel	32	33	132	Bus
I/O	PCI 64 bits/33 MHz		64	66	264	Bus
	PCI 64 bits/66 MHz	1995, PCI SIG	64	66	533	Bus
L	PCI-X	2000, IBM, Compaq, HP	64	133	1056	Bus
	Future #O	IBM, Compaq, HP				Channel
		Adaptec, 3COM				
System {	NGIO 2.5 GD	Intel, Sun, Dell,	serial	2500	500	Channel
		Hitachi, NEC, Siemens				
	Infiniband	Intel, Sun, Dell, IBM	serial	2500		
		Compaq, HP, Microsoft				




Infiniband

Techno

- 2.5 Gbit/s line rate
- 1, 4 or 12 lines giving 0.5, 2, 6 GB/S
- Switch-based system
- Transport: reliable connection and datagram, unreliable connection and datagram, IPV6, ethertype
- Common link architecture and components with Fibre Channel and Ethernet
- Chips: Cypress, IBM, Intel, LSI logic, Lucent, Mellanox, Redswitch
- Products: Adaptec, Agilent




Inifiniband



Host Channel Adapter (HCA) Target Channel Adapter (TCA)




Inifiniband: multiple hosts





Networking technology





DAQ for Super Collider Experiments

- DAQ and HLT of LHC experiments
- Supercollider reference
- Technology trends
- DAQ and HLT for SLHC experiments


R&D

Conclusions




Trigger & Timing distribution


- Transfer from TRG to electronics
- One to many
- Massive broadcast (100's to 1000's)
- Optical, Digital
 - HEP-specific components
 - HEP developments





LHC Trigger & Timing distribution








Detector & Readout Data Links

- Interface and data-transfer detector/DAQ
- Point-to-point
- Massive parallelism (100's to 1000's)
- Analog: HEP-specific components
- Digital
 - HEP developments based on commodity components
 - Fiber Channel or Gig. Ethernet: 1, 2.1 or 2.5 Gb/s
- Future
 - Optical component and FPGA for 10 and 40 Gb/s
 - DWDM (Dense Wave Division Multiplex) up to 1 Tb/s






Links Adapters

34

- Adapter for 1 or a few links to I/O bus of the memory or the computer
- Many-to-one
- Massive parallelism (100's to 1000's)
- Physical interface realized by
 - Custom chip
 - IP core (VHDL code synthesized in FPGA)
- Implementation depend upon I/O bus evolution



Workshop Super Collider -






Link and adapter performance

- PCI 32 bits 66 MHz with commercial IP core
- No large local memory. Fast transfer to PC memory

Reach 200 MB/s for block size above 2 kBytes.

Total PCI load: 92 % Data transfer PCI load: 83 %


Lots of bw available. Major fraction available to end application.





Subevent & event buffer


- Baseline:
 - Function: fast dual-port memories
 - Adopt commodity component (PC)
- Key parameters:
 - Cost/performance
 - Performance: memory bandwidth
- Future
 - Faster memory clock
 - Wider data bus






Dual CPU Architectures

2 players in commodity market: AMD, Intel





Memory Benchmarks



DDR266	1x Stream:	2x Stream:	4x Stream:
2x Opteron, 1.8 GHz, HyperTransport:	1006 – 1671 MB/s	975 – 1178 MB/s	924 – 1133 MB/s
2x Xeon, 2.4 GHz, 400 MHz FSB:	1202 – 1404 MB/s	561 – 785 MB/s	365 – 753 MB/s




HLT

- Baseline:
 - Function: fast dual-port memories and data processing
 - Adopt commodity component (PC)
- Key parameters:
 - Cost/performance
 - Performance: memory bandwidth & CPU performance


Future

- Faster CPU clock
- Multi CPUs chips (3G, human I/O)
- Wider data bus






Performance predictions






Event Building Network (1)

- Baseline:
 - Adopt broadly exploited standards
 Switched Ethernet (ALICE, ATLAS, LHCb)
 - Adopt a performing commercial product CMS: Myrinet baseline, Gbit Eth. as backup
- Motivations for switched Ethernet:
 - Performance of Gigabit Ethernet switches already adequate for DAQ @ LHC
 256 Gbit/s of aggregrate bandwidth
 - Use of commodity items: network switches and interfaces
 - Easy (re)configuration and reallocation of resources
- Future: 40 or 100 Gbit/s Eth.





Event Building Network (2)




Data sources (readout)

Data destinations (event builders)

Ethernet NIC's Performance


- Gigabit Ethernet
 - New generation of PC motherboard includes 2 Gbit Eth ports
 - Active market with several players
 - 3Com, Broadcom, Intel, NetGear
 - Fast evolution since 3 years
 - BW: from 50 to 110 MB/s
 - CPU usage: 150 to 60 %
- TCP/IP Offload Engine (TOE)
 - Dedicated processor to execute IP stack
- 10 Gigabit Ethernet
 - Up to 700 MB/s












Event building

- No recording
- 5 days non-stop
- 1750 MBytes/s sustained (goal was 1000)



Transient Data Storage


- Transient Data Storage
- Before archiving to tape, if any
- Several options
 - Disk Technology
 - IDE: 2 SFr/GB naked, 8 SFr/GB with infra.
 - Density: 2 Gbit/in²
 - Disk attachment:
 - DAS: IDE, SCSI, Fiber Channel, serial-ATA
 - NAS: disk server
 - SAN: Fiber Channel
 - RAID-level
- Key selection criteria: cost/performance & bandwidth/box






Disk attachment

Disk Connection Technology Evolution






Storage: file & record size (file cache active)



Burst performance ! Irrelevant for HEP !




Storage: file & record size (file cache inactive)





Storage: effect of connectivity



Workshop Super Collider - September 2003




Transient Data Storage

- Disk storage highly non scalable
- To achieve high bandwidth performance
 - 1 stream, 1 device, 1 controller, 1 bus
 - With these conditions, sustained transfer bw to media:
 - 15-20 MB/s with 7.5 kRPM IDE disks
 - 18-20 MB/s with 15 kRPM SCSI disks
- To obtain high bandwidth with commodity solutions
 - Footprint too big
 - Infrastructure cost too high
- More compact and stable performance
 - RAID (Redundant Array of Inexpensive Disks)
 - RAID 5, large caches, intelligent controllers
 - Lots of provider (Dot Hill, EMC, IBM, HP)
 - Bw: 30-90 Mbytes/s sustained






EMC CLARiiON FC4500 RAID Hardware





Storage: effect of SCSI RAID





Workshop Super Collider - September 2003



Permanent Data Storage (1)

- Infinite storage at very low cost
- 1 realistic solution: magnetic tape
 - Media: 0.3 SFr/GByte
 - Density: 0.1 Gbit/in²
- Critical areas
 - Must be hidden by a MSS
 - Limited market, different application
 - Limited competition, no real alternative
- Demonstrated solution for LHC
 - 15 parallel streams





Workshop Super Collider - September 2003



Permanent Data Storage (2)





Tape Library Several tape drives of both generations

STK 9940B

Tape Drive

STK 9940A

10 MB/s 60 GB/Volume SCSI 30 MB/s 200 GB/Volume Fibre Channel

Workshop Super Collider - September 2003




Permanent Data Storage (3)






Storage: Tape Bandwidth (prevision)





Storage: Tape Capacity (prevision)





DAQ Software Framework

DAQ Software Framework

- Common interfaces for detector-dependant applications
- Address all configurations and all phases from the start
- For SLHC: handle more and more complexity

DAQ Software

- Complete ALICE DAQ software framework in 3 packages:
 - DATE:
 - Data-flow: detector readout, event building
 - System configuration, control (1000's of programs to start, stop, synchronize)
 - AFFAIR: Performance monitoring
 - MOOD: Data quality monitoring
- Production-quality releases
- Evolving with requirements and technology

Key issues

- Scalability (1 to 1000, demonstrate it)
- Support and documentation




Experiment Control System



• Command/Status

ECS functions

- Configuration and booking
 - Synchronize subsytems
 - Operator console
 - •Automated procedures



ECS




Data Flow - DATE

- RUN Control					SD		
		-		LDC stat	tus disp	lau	
DAQ – Run	Contr	ol	LDC name Event rate Bytes recorded rate Bytes in buffer	tbed00011dc 13 40.182 M	tbed0013ldc 13 41.203 M	tbed0030ldc 14 41.938 M % C 1192% M 1194'	tbed0037ldc 13 40.163 M % C 1187% M 119
DOMAIN: divia23073		Number of events Events recorded Bytes injected	9816 31'031'205'136	9825 9	10457 9820 31'043'079'696	10450 9813 31'022'299'216	
Define	Ready to start Start run	Data Taking Stop run	Bytes recorded Readout SOR/EOR phases		29'175'752'364 0	29'154'396'136 0	29'140'480'912 0
	 Run AutoStart Autoset GDC 	Pause trigger Abort run	Recorder SOR/EOR phases			0	
	 Recording Enabled AFFAIR EDM 		GDC name	GDC stat			lgdc tbedO(
RUN NUMBER : 1785 DAQ Logic Engine Status :			Events received Events recorded	4924 622	5170 639	5438 673	3505 432
Info: Run 1785 running Trace Fri 13 11:07 Run 1785 running		Bytes received Bytes recorded	14'588'026'9 14'392'096'2				
Clear Fri 13 11:07 Run number saved on /dateSiteAdc/configuratio Fri 13 11:07 Starting run 1785		-	Event builder SOR/EOR pl Status	hases 0 FULL	0 FULL	0 FULL	0
Debug Fri 13 11:07 * Message from tbed0029gdc: TRACE STOP_PI Pause Fri 13 11:07 * Message from tbed0029gdc: ACTION End of r Pause Fri 13 09:10 * Message from tbed00249ldc: ERROR file /date Bigger Fri 13 08:05 Run 1764 running Fri 13 08:05 Run number saved on /dateSiteAdc/configuration	un requested with erro /runControl/Linux/checl	or kProc.sh problem		nRun:10442)	LUS disp bed0015edm	lay	
ruot@uneauour.~ 11:21am up 78 days, 22:29, 1 user, load average: 1 0 processes: 87 sleeping, 3 running, 0 zombie, 0 stop PU0 states: 2.0% user, 50.5% system, 1.2% nice, 46. PU1 states: 3.0% user, 75.3% system, 2.0% nice, 21. en: 384356K av, 374564K used, 9792K free, 30 wap: 1044184K av, 26364K used, 1017820K free	ped 1% idle .0% idle 20K shrd, 147540	0K buff 6K cached 54 54 54 54 54 54 54 54 54 54 54 54 54	lastThresholdSent (nbl lastUpperBoundSent (nbl edmMask [0]:0	nRun:10442) nRun:10454) nRun:10464) 0040000 [1]:0000010 14 26 29 41 50 51 64			
PID USER PRI NI SIZE RSS SHARE STAT XCPU 2MEM 15208 nobody 14 5 4080 4080 3644 R N 99.9 1.0 15208 nobody 14 5 4080 4080 3644 R N 99.9 1.0 0.5 0.5 0.5 1574 root 9 0 2332 2284 1592 0.5 0.5 1574 root 9 0 2362 2284 1592 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0) 13:09 recorder 5 21:39 sshd 2 30:05 top 1 13:47 ksoftirg 5 3:17 xterm 0 10:00 rcServer 0 0:12 init 0 0:00 keventd 1 12:06 ksoftirg 0 1:58 kswapd 0 0:00 kreclaim 0 0:00 bdflush 0 0:01 kupdated 0 0:00 scsi_eh_(a_CPU0 157 41 4_CPU1 184 4_CPU1 184 4	PID USER PRI NI 330 nobody 14 5 63 alicemdc 13 5 103 pvv 9 0 701 root 14 0 3 root 19 19 31 root 9 0 138 ntp 9 0 154 root 9 0 1 root 8 0 2 root 8 0 4 root 19 19 5 root 9 0 6 root 9 0 7 root 9 0 7 root 9 0 8 root 9 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	6 5 0.3 0 8 5 0.3 0 2 5 0.1 0 4 5 0.0 0 0 SW 0.0 0 0 RWN 0.0 0 0 SW 0.0 0 0 SW 0.0 0 0 SW 0.0 0	.0 5:23 even .1 3:47 writ .2 40:30 top .2 11:56 top .0 21:16 ksof .4 23:19 sshd .1 0:00 slee .5 0:14 ntpd .2 0:05 xloa .1 0:20 init .0 0:00 keve .0 21:13 ksof	tBuilder eCastor_v3 tirqd_CPU0 p d ntd tirqd_CPU1 pd laimd ush


Workshop Super Collider - September 2003



Run Control - DATE




Workshop Super Collider - September 2003





Data Quality Monitoring - MOOD



Workshop Super Collider - September 2003



DAQ for Super Collider Experiments

- DAQ and HLT of LHC experiments
- Supercollider reference
- Technology trends
- DAQ and HLT for SLHC experiments

R&D

Conclusions



R&D for the SLHC


- Semiconductor industry is the driving force:
 - Industry has learned to do switches for Telco:
 - Silicon has been developed
 - Exponential development of Internet: commodity networking
 - Switches at all levels in Trigger/DAQ architecture
 - Chips
 - Boards (Rapid I/O, HyperTransport)
 - Systems (switched LAN)
 - Collaboration (WAN at OC192-10 Gbit/s and OC768-40 Gbit/s)
- Questions to be considered
 - Permanent technological progress: hype or reality ?
 - Industry evolution: taking a "good" direction ?
 - Will HEP afford cost of R&D ?
 - How should the R&D be performed ?



Moore's law: myth and reality (1)

- Observation by G. Moore in 1965 when working at Fairchild
 - "Cramming more components onto integrated circuits", in Electronics Vol. 38 Nb 8, April19, 1965
 - "Complexity of minimum cost semiconductor component had doubled every year".
 - Cost per integrated component ≈ 1/number of components integrated But yield decreases when components added
 ∃ Minimum cost at any point in time
- In 1975, prediction that doubling every 2 years
 - G. Moore co-founded Intel
 - His law became the Intel business model
 - Initially applied to memory chips, then to processors
- Interpretation and evolution of Moore's law
 - In the 1980's: \Rightarrow doubling of transistors on a chip every 18 months
 - In the 1990's: \Rightarrow doubling of microprocessor power every 18 months
- Subject of debate in the semiconductor industry. However...
 - Intel: in 1971 the 4004 had 2250 transistors, in 2000 the PIV had 42 Millions
 - Exponential evolution over 30 years

Moore's law: myth and reality (2)



Workshop Super Collider - September 2003



Evolution could go in a bad direction...

- Vulnerability
 - HEP depends upon evolution of commodity markets
- A typical example
 - PC form factor not well adapted to the vast majority of end-users
 - Who wants to change graphics card ?
 - The present format (desktop with a PCI bus) handy for HEP
 - Mass market could go for a closed box (such as video games)
 - Video games platform:
 - Hw and system Sw fixed; only application sw change
 - Price does not cover the cost. Benefits done with the appl. sw
 - Unusable for HEP.
- Situation not so bad
 - HEP using 2 CPUs machines
 - HEP is not alone. Lots of applications: computing centres, ISP etc.




... or in the good direction

- Need to move data continues to increase
 - The cost of moving data continues to decrease
- Largest Gbit Eth. switches: Multi Tbits/s
 - 10 Gbit/s networking
 - Components exist but the price is high or even outrageous
 - LAN (10 Gbit/s Eth port): 25-75 k\$, 5k\$ in 2006
 - WAN (10 Gbit/s SONET/SDH): 150-325 K\$
 - Present period of economic restriction not favorable but the deployment has started
- Optical switching is the next big evolution
 - Components exist
 - Application exist
 - Commercialization requires huge investments and will take time




Can HEP afford R&D ?

- Resources needed
- Collaboration extremely collaborative with networking and computing industry
 - Early access to new products
 - HEP has demanding needs and contributes efficiently to field-testing
 - Substantial contribution to R&D
- Might be more difficult for chip development
 - New semi-conductor fab for 90 nm: \cong 1 B\$
 - Small number of players
 - Investment can only be absorbed by very large volumes
 - Commodity products: mobile phones, PDA, PC (CPU and DRAM)
 - Little room for tests of new ideas or for small productions



"R&D humanum est" (2)





Outcome of LHC R&D

- Design and implementation of hardware components
 - TTC system for the trigger distribution
- Design and implementation of software packages
 - ROOT package e.g.
- Proof of concept of major concepts
 - Positive recommendation of using a communication switch for the event building based on tests with ATM. Different technologies considered today (Gigabit Ethernet, Myrinet).
- Positive recommendation of technologies
 - Object Oriented (OO) programming for the LHC software.
- None or few negative recommendations but some recommended technologies have not been adopted by experiments
 - Commercial software for offline framework
 - OO database for the storage of raw data
 - Usage of Microsoft Windows for physics data processing



Lessons from LHC R&D for DAQ and HLT

- HEP specific but ample usage of commercial elements
- R&D ? Not really...
 - Influence of industrial developments: track technology
 - Maintain and develop competence
- Best result for problem-oriented not technology oriented
 - Risks associated with cutting-edge technology
 - Technology development failure
 - Not adopted by industry
 - Taken-over by the next technological wave
 - Push 1 technology at all costs (e.g. OODB for raw data)
- Different approaches
 - Event building: network-based (ATM, FCS) or memory-based (SCI)
 - Network-based was the undisputed winner but with different technologies (switched Ethernet and Myrinet)
- Progress monitoring
 - Factual deliverables ("paperware" is not enough)
 - Open development
 - Early exposure to end application
- Long and repeated delays for computer-technology based R&D project indicate a lack or diminishing interest from industry



Conclusions

- DAQ and HLT of LHC experiments (reference architecture)
 - Similar architecture, comparable concepts
 - Large and complex systems made of 1000s of commodity components
- Super Collider reference model: LHC luminosity upgrade
 - Higher tracker occupancy
 - DAQ and HLT: increased needs for data transfer and processing
- Technology evolution
 - Data processing: current evolution will carry at least up for the next few years
 - Data transmission
 - 10 Gbit/s point-to-point, optical switching
 - Fractal explosion of switched architecture (boards, subsystems, DAQ, HLT)
- DAQ for SLHC:
 - Ingredients: 2 CPUs PCs, Linux, switched Eth., IDE disks with RAID and SAN, mag. tape
- R&D
 - DAQ and HLT: more technology tracking than pure R&D. Application driven.
 - Strong links with industry
 - Critical areas: access to micro-electronics fabs, R&D process