Processing of ultra-thin silicon sensors for future e⁺e⁻ linear colliders

L. Andricek^a, P.Fischer^b, G.Lutz^a, M.Reiche^d, R.H.Richter^a, J.Treis^a, M.Trimpl^c, N.Wermes^c

> ^aMPI Munich (HLL), ^bUniversity Mannheim, ^cUniversity Bonn, and ^dMPI Halle

> > Module Concept
> > Thinning Technology
> > PiN Diodes on thin Silicon
> > Summary and Outlook

Module Concept

sensitive area thinned to 50 μ m, supported by a 300 μ m thick frame of silicon



fully depleted & electrically active back side \rightarrow non-standard thinning technology needed

Processing thin detectors - the I dea -







Module Concept - Material Budget -

Estimated Material Budget (1st layer):

Pixel area: $100x13 \text{ mm}^2$, $50 \mu \text{m}$: $0.05\% \text{ X}_0$ steer. chips: $100x2 \text{ mm}^2$, $50 \mu \text{m}$: $0.008\% \text{ X}_0$ (massive) frame : $100x4 \text{ mm}^2$, $300 \mu \text{m}$: $0.09\% \text{ X}_0$







perforated frame: 0.05 % X₀

total: 0.11 % X₀

Mechanical Dummies



polished back side of a 40 µm thin top wafer after deep etching with TMAH

Mechanical Dummies



the mirror image of a 5mm grid...



40 µm top wafer side: patterned aluminum layer (ATLAS strip detector prototype mask)

Mechanical Dummies



focus on the mirror image: no distortions visible, even after single sided metallization!!

PiN Diodes on thin Silicon



unstructured n+ in bond region

structured p+ in bond region

* + 4 Wafers with standard Diodes as a reference *

PiN Diodes on thin Silicon



Type I: pn-junction on top wafer surface

Type II: pn-junction in bond region



PiN Diodes on thin Silicon - Type I: CV curves, full depletion voltage -



PiN Diodes on thin Silicon - Type I: IV curves -



module in the first layer at TESLA: 13 cm²

→ reverse current for the entire thin pixel array would be only 11nA at full depletion!!!

PiN Diodes on thin Silicon - Type II: IV curves -

Type II: Implants like DEPFET config.



→ about 4 nA @ 5V for the 6.5 cm² diode, including edge generated current

Summary and Outlook

A thinning technology based on wafer bonding and etch back for radiation sensors with implanted and structured back side (DEPFETs) was presented.

The sensitive pixel area is thinned to 50 µm and supported by an integrated silicon frame.

The feasibility of the thinning technology was shown:

- -: Direct wafer bonding after lithography and implantation is possible.
- -: TMAH deep etching does not deteriorate the devices on the top wafer.
- -: Handling of etched wafers and diced thin chips is safe and easy.

IV/CV measurements of diodes on thin silicon are extremely encouraging: reverse current < 1 nA/cm² for large area PiN diodes, including edge generated current.

Next steps:

- 1. Material optimization (Simulation): What is the effect of the inhomogeneous material distribution on the impact parameter resolution ?
- 2. Process optimization and integration in the full process sequence for DEPFET matrices.