

# Processing of ultra-thin silicon sensors for future e<sup>+</sup>e<sup>-</sup> linear colliders


L. Andricek<sup>a</sup>, P. Fischer<sup>b</sup>, G. Lutz<sup>a</sup>, M. Reiche<sup>d</sup>, R. H. Richter<sup>a</sup>, J. Treis<sup>a</sup>,  
M. Trimpl<sup>c</sup>, N. Wermes<sup>c</sup>

<sup>a</sup>*MPI Munich (HLL)*, <sup>b</sup>*University Mannheim*, <sup>c</sup>*University Bonn*,  
and <sup>d</sup>*MPI Halle*

- o Module Concept
- o Thinning Technology
- o PiN Diodes on thin Silicon
- o Summary and Outlook

# Module Concept

sensitive area thinned to 50  $\mu\text{m}$ , supported by a 300  $\mu\text{m}$  thick frame of silicon




Depleted Field Effect  
Transistor

fully depleted & electrically active back side  $\rightarrow$  non-standard thinning technology needed

# Processing thin detectors

## - the Idea -


a) oxidation and back side implant of top wafer



b) wafer bonding and grinding/polishing of top wafer



c) process → passivation



d) anisotropic deep etching opens "windows" in handle wafer




# Module Concept

## - Material Budget -

### Estimated Material Budget (1<sup>st</sup> layer):

Pixel area:       $100 \times 13 \text{ mm}^2, 50 \mu\text{m}$  :  $0.05\% X_0$   
steer. chips:     $100 \times 2 \text{ mm}^2, 50 \mu\text{m}$  :  $0.008\% X_0$   
(massive) frame :  $100 \times 4 \text{ mm}^2, 300 \mu\text{m}$  :  $0.09\% X_0$


reduce frame material!!!  
→ "support grid"




perforated frame:  $0.05 \% X_0$

total:  $0.11 \% X_0$

# Mechanical Dummies




the mirror  
image of a  
5mm grid...




polished back side of a **40  $\mu\text{m}$**  thin top wafer after deep etching with TMAH

# Mechanical Dummies



the mirror  
image of a  
5mm grid...




**40  $\mu\text{m}$**  top wafer side: patterned aluminum layer (ATLAS strip detector prototype mask)

# Mechanical Dummies




the mirror  
image of a  
5mm grid...



focus on the mirror image: no distortions visible, even after single sided metallization!!



# PiN Diodes on thin Silicon




\* + 4 Wafers with standard Diodes as a reference \*

# PiN Diodes on thin Silicon

Type I : pn-junction on top wafer surface





Type II: pn-junction in bond region



# PiN Diodes on thin Silicon



## - Type I : CV curves, full depletion voltage -



$$C(30\text{V}) \rightarrow t = 47 \text{ } \mu\text{m}$$

# PiN Diodes on thin Silicon

## - Type I: IV curves -





module in the first layer at TESLA: 13 cm<sup>2</sup>

→ reverse current for the entire thin pixel array would be only 11nA at full depletion!!!

# PiN Diodes on thin Silicon


## - Type II: IV curves -

Type II: Implants like DEPFET config.



*contact opening and metallization  
after etching of the handle wafer*

Diodes of various sizes:  $0.09 \text{ cm}^2$  –  $6.5 \text{ cm}^2$   
surface generated edge current included  
reverse currents at 5 V bias



➔ about 4 nA @ 5V for the  $6.5 \text{ cm}^2$  diode, including edge generated current

# Summary and Outlook

---

A thinning technology based on wafer bonding and etch back for **radiation sensors with implanted and structured back side (DEPFETs)** was presented.

The sensitive pixel area is thinned to 50 µm and supported by an **integrated silicon frame**.

The feasibility of the thinning technology was shown:

- : Direct wafer bonding after lithography and implantation is possible.
- : TMAH deep etching does not deteriorate the devices on the top wafer.
- : Handling of etched wafers and diced thin chips is safe and easy.

I/V/CV measurements of **diodes on thin silicon** are extremely encouraging:  
reverse current < 1 nA/cm<sup>2</sup> for large area PiN diodes, including edge generated current.

Next steps:

1. Material optimization (Simulation):  
What is the effect of the inhomogeneous material distribution on the impact parameter resolution ?
2. Process optimization and integration in the full process sequence for DEPFET matrices.