

# Calorimeter Trigger Synchronization in CMS, Implementation and Test System

N.Almeida, J.C.DaSilva, R.Alemany and J.Varela

LECC Boston 13-17 September, 2004



# **The CMS Trigger System Overview**

Synchronous and pipelined system working at 40.08 MHz.

Computes local trigger objects , selects the highest rank objects in the detectors, performs global energy sums and combines trigger data in order to accept or reject the event.

At each processing stage data must be synchronized.







# **Synchronization and Link Board (SLB)**

Calorimeter trigger data are synchronized by the SLB housed in the TCC(ECAL) and HTR (HCAL) Trigger boards before transmission to the Regional Trigger Processors.



Slim dimensions allows up to 9 SLBs per 9U Trigger Board

LECC Boston 13-17 September, 2004



## **SLB Block Diagram**





# **SLB** – Functional Description

- Handles 8 Trigger Towers (8x 9bits @ 40.08MHz).
- Channels can be enabled/disabled to match different detector geometry.
- **Trigger data alignment is performed in a channel basis using a FIFO stage.**
- Accumulators that produce histograms reflecting the LHC orbit bunch structure are used to monitor the data alignment.
- **Hamming code bits are added to the transmitted trigger data for data protection.**
- **Data are transmitted to the Regional Trigger over high speed links (1.2Gb/s).**



# **Sync-Core Block Diagram**



Sync FIFO:

- input with Tx\_Clk; output with Rx\_Clk.
- **FIFO is cleared every gap**
- Tx\_BC0 synchonizes FIFO input
- Accumulator:
  - Histogram of Bunch Occupancy
  - Programmable Energy Threshold
- Rx\_BC0 and Rx\_Clk:
   received synchronously by all channels
  - **Rx\_BC0** enables the read access of all FIFOs.
  - **distributed by dedicated tree**

LECC Boston 13-17 September, 2004



# **SLB** – Implementation

Functionality implemented in 2 Altera Cyclone EP1C6 FPGAs, EPC2 used.

**FIFOs with 128 words.** 

**Accumulators with 1024 positions.** 

**Data are protected with 5 Hamming Code bits per TT pair.** 

**External PLL clock multiplier to achieve jitter requirements for the high speed serialisers (100 ps pk-pk).** 

Output bus with 4 x 8bits @ 120MHz, 4 copper high speed links (1.2Gb/s) using a Vitesse VSC7216 circuit with 8b/10b protocol.

**90% of JTAG coverage.** 

LECC Boston 13-17 September, 2004



# **Distribution of Clock and Sync Signals**

□ Local distribution tree of Rx\_Clk and Rx\_BC0 is build with Fanout Boards

Common clock and BC0 is provided by TTC link



**Fanout Board (2 operating modes: Global or Crate)** 

### **Developed by Princeton group**



# **Trigger Data Alignment and Monitoring**

### 1) Coarse adjustments of the BC0 timing in the TTCci



LECC Boston 13-17 September, 2004



# **Trigger Data Alignment and Monitoring**

### 2) Fine adjustments of Tx\_BC0 using channel synchronization delays



LECC Boston 13-17 September, 2004



### **SLB Test Bench**



- **SLB Tester (SLB-T)**
- **6 6 UVME board with 5 SLB slots.**
- **SLB Bus Controller.**
- Trigger Data Emulator (3564x9bit).
- **TTC Emulator.**
- Low Jitter Clock Rx\_Clk (QPLL).
- **Synchronization Signal Rx\_BC0.**
- **JTAG Port**.

LECC Boston 13-17 September, 2004



### **SLB Test Bench**



Serial Transmitter Card (STC)
Developed at the Univ. Wisconsin (Regional Calorimeter Trigger Test Bench).

It works as a receiver/transmitter (Used in the test bench as a receiver).

On fly SLB serial stream data comparison (32 bits at 120.24 MHz).

Production Test Bench
6U VME Crate , VME-PCI Interface,
5 STC, 1 SLB-T and 1 PC.

Used to test 1300 SLB boards (650 ECAL and 650 HCAL).



# **SLB Production Tests**

**Check SLB Serial Number** 

VME readout of serial number must be equal to the board number.

Basic Test

Power-on configuration, reconfiguration, state transitions (VME and Broadcast).

**FIFO Test** 

FIFO readout and cross-check against trigger data transmitted from SLB-T.

Accumulator Test

Test accumulator contents against different energy thresholds and channel delays.

Link Test

STC RAM readout and cross-check against the data transmitted from the SLB. BER measurements for some SLBs.

LECC Boston 13-17 September, 2004



### **SLB Production Tests**

Nozilla Firefox																	
Eile Edit View Go Bookmarks Tools Help																	
The set of the														Ţ.			
🗋 Ne	scape I	5P Try It!															
			Synchro	nizatio	n and Linl [LIP- List	k Board bon]	Produc	tion									
			Statistics			Modules with errors Modules without er					errors		All modu	ules			
Ĵ				ry by id n	by id number							]					
	SLB	T1 date		result	T2 date		result	T3 date	result	T4 date re	esult T5 dat	e result	T6 date		result	History	
	1	2004-07-2	21_15:02:51	error	2004-07-21	15:04:30	error	😻 Mozill	la Firefo	ж					ſ		
									Executing Root Gui Sequencer ####################################								
Done									Clock -> TTC Error Status -> No Errors								
								Wed Clie Serve	Jul 2: nt : 1 er : 3	1 15:04:3 Requestin slbTesten	33 2004 ng slbTest rCheckSlbs	erChec	kSlbsSt eply	ate			
								Wed Jul 21 15:04:34 2004 Client : Requesting slbTesterTPGCounterSelector Server : slbTesterTPGCounterSelectorReply Status Info : TPGStatus -> Idle								<b>_</b>	
LECC Boston 13-17 Sentember 2004																	

Test results are written in a XML file.

A java script application allows users to query test results by SLB serial number and perform test statistics.

Test log files are kept for reference.



# **SLB Pre-Production Performance Results**

**Latency of 2 clock cycles on the trigger path.** 

**Data alignment stable for all synchronization channels.** 

Link BER lower than 8.0 x 10<sup>-16</sup>/s: No errors in 4 SLB links working at 1.2 Gbit/s during 72 hours.



# Software

### **Developed in C++ and runs on Linux**

Code can be easily re-used in other systems and a user guide is available.

#### **Dependencies :**



### **XDAQ (CMS Distributed DAQ Framework)**

HAL (Hardware Access Library) for driver implementation and XDAQ applications to export the system functionality over the network.

Generic Configurator (developed by LIP)

Hardware Configuration and data register manipulation.

#### **ROOT (OO Analysis Framework)** GUI and Histogramming.

LECC Boston 13-17 September, 2004



# **Conclusions and Planning**

- A method to synchronize the CMS Calorimeter Trigger Data (ECAL and HCAL) was developed and implemented with the SLB mezzanine board.
- **Final pre-production SLB prototypes were produced and tested.**
- A production test system based on SLB-T and STC boards was developed and implemented.
- A software package for SLB operation and testing based on XDAQ was developed.
- Integration tests with the TCC (ECAL), HTR (HCAL) and RC (Calo Regional Trigger) are under way.
- Production of 1300 SLBs is foreseen in Q4 2004.