


Realization of the ALICE SSD EndCap Modules



(For the ALICE Collaboration)

*R.Kluit, NIKHEF Amsterdam Electronics department
r.kluit@nikhef.nl*






Outline



- Introduction ALICE ITS.
- Introduction EndCap, Architecture.
- ASIC's : ALCAPONE & ALABUF.
- Prototyping.
- Production tests of pcb's & ASIC's.
- Conclusion.






ALICE ITS SSD EndCap

- SSD: 2 layers of double sided Si detectors, total 72 detector ladders.
- Each ladder 2 EndCap's.
- Each EndCap controls 11 to 14 detector modules
- A module has 1 Si. Strip detector and 2 hybrides with 6 HAL25 front-end chips.
- Hybrides at different bias potentials.







EndCap Constraints


- *Radiation Tolerant max. ~50krad (+SEE prob.)*
- *Low Power : max. 10W per EndCap*
- *Small size : 7 x 7 x 5 cm*
- **Protect Front-end against Latch-up**
- **Control 11 to 14 double sided detector modules**
- **Provide good separation for detector bias potentials**
- **Connect to DAQ system @ GND potential.**






EndCap Architecture






ALCAPONE1







Control chip in 0.25 μ m CMOS
Functions:

- Shunt regulator for 2.5V
- Progr. Power regulator 2.1-2.8V with over current protection
- Progr. readout control
- Progr. JTAG slow control
- LVDS & CMOS signal buffering
- inputs are compatible for AC-coupling (JTAG & LVDS)
- 4 input, 8bit ADC. 1 current output for NTC.






AC coupling of analogue signals




**Conclusion:
C-couple 560nF**




EndCap Control, JTAG & Power






Module Readout




- Serial readout; one ADC for each double sided detector.
- All detector modules are readout at the same time.





Development







EndCap Prototyping


1. Verify temperature behavior of construction with “dummies”.
2. Start ASIC design in 2000.
3. Calculate effect of AC coupling in analogue data path.
4. All test controls & stimuli programmed in one FPGA (ALTERA).
 - *Controllable & programmable via JTAG from PC with LabView. Very flexible.*
5. Test board for one chip. All I/O's to connectors, goal :
 - *Build full module out of ALCAPONE- and ALABUF test boards.*
6. Test **Functionality & performance** of both ASIC's.
7. *Build EndCap* and connect detector module; test **Functionality**.
8. Submission of *final* design of both chips.
9. Use proto EndCap module in *beam-test* and verify **Performance** of the whole EndCap. This is last step with *packaged* chips.
10. Start **pre-production** of real size (=small) EndCap pcb's. Pre-series checked in a next *beam-test* (October 2004).
11. *Production for 200 InterfaceCards & 1200 SupplyCards has started.*





Prototype EndCap setup







EndCap Construction

Components:


- Cable Card (FR4); all cables are soldered.
- Interface Card; aluminum + kapton
- 7 Supply Cards; aluminium + kapton
- connectors 0.5mm pitch
- Base plate (FR4).
- Stainless steel plate; soldered stainless steel tube (18°C).






SupplyCard

4x ALCAPONE1 - ALADUE2





room temp
 +4°C with e
 +10°C with ~3x exp. load.




PCB production tests


- **JTAG Boundary Scan Test** for connectivity of wire-bonds.
- Check other functions via JTAG bus and measure results via PC
- All wire-bonds are tested.
- All connector I/O's are tested.
- Basic values are logged.
- Start ~Nov. 2004.







PCB production test setup





Chip & Wafer Test setup






Wafertests: ALABUF2


Test software:

- All test Data saved by LabView in XML format.
- XML “filter” to select specific data.
- Post processing using MathCAD.
- First DC connectivity (3 retries).
- Complete performance test:
DC: power, offset, linearity, gain
AC: AC-coupled control inputs, noise, pulse response, supply range.
- **Yield over 6 wafers : 84.8%.**
- Optimal contact resistance $\sim 2,6\Omega$.
lower gain measured after termination.
- Difficulty with 8” wafer:
bad vacuum spread over chuck.





Semi aut. Probe test setup.




Prober

Prober PC

Test PC:
LabView

Cleanroom






Conclusion


- Not possible without the use of ASIC's
 - size, radiation tolerance, costs.
- Robust system based on AC coupled signals.
- The use of the JTAG bus for controls AND connectivity tests speeds up production test.
Preparation of connectivity test is very time consuming.







Finished.






Irradiated ALABUF1

- Dose : 500krad Co^{60} source
- No significant degradation measured







AC coupled LVDS receiver

	Specifications.
Power consumption (simulation)	429 μ A 2.5V =1.073mW
Nominal data rate	10MHz
Maximum data rate	50MHz
Common mode range of operation	1.25V \pm 0.5V
Single power supply (VDD)	2.5V
Differential swing in DC-coupling mode.	>100mV
DC-hysteresis	\pm 25mV
Precision of the input voltage level setting in AC-coupling mode.	$V_H - V_L = 350\text{mV}$ $\pm 70\text{mV}$ $(V_H + V_L)/2 = 1.25\text{V} \pm 150\text{mV}$
Differential swing in AC-coupling mode.	>220mV
Enable/disable functionality	yes





ALABUF2



- 2 channel analogue buffer
- diff. gain 5.66
- power: on-91mA off-10.4mA
- max 1.85V outp. <1% non lin.
- settling <20ns
- noise: @ input 68 μ V

