#### Irradiation Tests of ROHM 0.35µm ASIC and Actel Anti-fuse FPGA for the ATLAS Muon Endcap Level-1 Trigger System

**Chikara Fukunaga** (Tokyo Metropolitan University) and ATLAS muon-endcap level-1 trigger group

TID (γ-ray) and SEE (proton) tests and results for
 ROHM and HITACHI 0.35um CMOS

Actel Anti-fuse FPGA series (SX-A, Axcelerator)

LVDS and G-link ser./deser. (Poster)

## Introduction

Most of the ATLAS Endcap Muon Level-1 system will be installed in the detector (On-detector part).

- Various trigger and readout circuits have been realized with (Three) ASIC chips.
- Subsidiary circuits are implemented in FPGA chips.
- The devices must be hard or tolerant for irradiation of 10 years. This must be confirmed with tests of
   the ionizing damage (Total Ionizing Dose; TID) with γ-ray
  - the Single Event Effects (SEE) with proton beam (> 60MeV)

LECC2004 Irradiation test of ASIC and FPGA for ATLAS TGC Level-1Trigger System

### ATLAS Muon Endcap Level-1 System

Thin Gap chambers (TGC) are used to detect muons in the endcap regions  $(1.05 \le \eta \le 2.70)$ Hit (on/off) signals of Total 300k channels are processed in the vicinity of the chambers



# Level-1 Trigger/Readout System



### Devices under Test

#### Custom ICs (8 types with 4 technologies)

- PP (Patch Panel) ASIC
  0.35um CMOS ROHM
  - Variable Delay with PLL, LVDS to CMOS, BCID, Test pulse Gen.
- SLB (SLave Board) ASIC
  0.35um CMOS ROHM
  - Low-pT coincidence matrices, Level-1 buffer+ Derandomizer
- High-pT (Hi-pT) ASIC
  - Hi-pT coincidence matrices
- **Simple FPGA**

Actel Anti-fuse SX-A

0.35um HITACHI GA

- JRC (PS board), HSC, VME protocol
- FPGA with embeddded memory Actel Anti-fuse Axcelerator
  - SSW Transmitter/Receiver
- Serial Link IC (LVDS and G-link serdeser)

LECC2004 Irradiation test of ASIC and FPGA for

### **Radiation Environment**



# TID test ( $\gamma$ -ray irradiation)

Evaluation of Total Ionization Dose using  $\gamma$ -ray from <sup>60</sup>Co

- A DUT (chip) is mounted on a PC board.
- The board is applied with voltage and input signals
  - Irradiated 300Gy and more
- Typically 4 samples/DUT
- Icc or Frequency versus Abosrbed dose (time) has been evaluated



**JECC2004** Irradiation test of ASIC and FPGA for 14/Sept./2004

### TID test results CMOS ROHM 0.35µm



# TID test result CMOS Hitachi 0.35µm Gate Array (Hi-pT ASIC)

#### #Hi-pT ASIC TID test

LECC2004 Irradiation test of ASIC and FPGA for ATLAS TGC Level-1Trigger System



14/Sept./2004

# Actel Anti-fuse FPGA series (Ring Oscillator Circuit)



## Single Event Effect Test: Proton 70MeV

SEE : Radiation induced bit flip (soft&hard)

# If we know  $\sigma_{SEE}$  for a chip experimentally, we can predict SEE rate with

SEE rate =  $\sigma_{SEE}$  x Nbits x SRLsee x SFsim

Nbits	Number of Bits	100(Hi-pT)~3000(SLB)
SRLsee	SEE radiation level (hadrons/cm <sup>2</sup> /s)	PS board: <b>2.11x10<sup>2</sup></b> HSC VME crate: <b>1.42x10<sup>2</sup></b>
SFsim	Safety Factor	5

### SEE test experiment at Tohoku Univ.

- 70 MeV proton beam at Tohoku University Cyclotron (CYRIC) laboratory
  - Proton Intensity & beam profile were determined with dosimetry measurement of Cu foils (0.1mm) attached in front of DUT



SEE Test Experiment setup for 70MeV Proton Beam

## SEE Test results: ASIC

- $\sigma_{\text{SEE}}$  for ROHM 0.35µm chips for PP, SLB:
  - A special IC was made (4bit shift registers)
- $\sigma_{SEE}$  for HITACHI 0.35  $\mu m$  GA
  - JTAG Boundary Scan reg.

#### Results: Soft SEE (No hard SEE observed)

 $\sigma_{\text{SEE}}$ 





#### **Majority Logic**

**Technology** Chip **Of chips** (system) cm<sup>-2</sup>/bit CLK ROHM 0.35um PP 95/10000 2 2.8x10<sup>-14</sup> ROHM 0.35um **SLB** 3007/3000 23 HITACHI 0.35um Hi-pT  $<4.7 \times 10^{-15}$ 30/1000 < 0.001



Nbits/Numb.

**SEU rate/day** 

14/Sept./2004

LECC2004 Irradiation test of ASIC and FPGA for

### SEE test results: Actel Anti-fuse FPGA

#### A54SX-A series: 256 stage 4-bit Shift register

- No SEE error has been observed with proton fluence of
  - $2.6 \times 10^{12} \text{proton/cm}^2$
- \*  $\sigma_{\text{SEE}} < 1.5 \text{x} 10^{-15} (1/\text{cm}^2/\text{bit})$
- Axcelerator AX250 series
  - 345 stage 4-bit Shift registers in R-CELL (FF-cell)
    - 32 SEE with proton fluence of 1.4x10<sup>12</sup>proton/cm<sup>2</sup>
    - $\sigma_{\text{SEE}} = 1.6 \times 10^{-14} (1/\text{cm}^2/\text{bit})$
  - 54Kbit embedded memory (dual port type)
    - 3869 SEE
    - $\sigma_{\text{SEE}} = 4.9 \text{x} 10^{-14} (1/\text{cm}^2/\text{bit})$

Soft SEE only, No Hard SEE

SEE rate for Actel FPGAs in whole system/day <2

14/Sept./2004

LECC2004 Irradiation test of ASIC and FPGA for

ATLAS TGC Level-1Trigger System

#### Majority logic will be installed also

# LVDS serializer/deserializer

#### LVDS serializer and deserializer candidates

- NS:DS65LV1023/1024
- TI:SN65LV1023/1224

Connected with UTP cat. 5 cable (15m)



Part 2 (VME)

LECC2004 Irradiation test of ASIC and FPGA for ATLAS TGC Level-1Trigger System

14/Sept./2004

### TID and SEE tests of LVDS ser/deser



Time dependence of Error Incidence during Proton Irradiation

NS Deserializer (Rx)



time write(  $\times$  107 sec)

# Summary

#### ATLAS TGC electronics

TID 140-200Gy/10 years & SEE ~2x10<sup>10</sup>cm<sup>2</sup>/10years

#### $\gamma$ -irradiation (TID) Test

- ASIC/Actel anti-fuse FPGA chips have no problem up to ~1000Gy
- Proton 70MeV irradiation (SEE) Test
  - \* Measurement of  $\sigma_{\text{SEE}}$  for Soft SEE: rate will be expected as very low
  - \* No destructive (hard) SEE like Latch-up has been observed.
  - Link (LVDS, G-link) components
    - See in detail our Poster presented in this workshop

**JECC2004** Irradiation test of ASIC and FPGA for