

Introduction to Electronics for High Energy Physics

CERN Summer school 2005



C. de LA TAILLE
LAL Orsay
Taille@lal.in2p3.fr





Outline


- **Course 1 : Reading signals from detectors**
- **Course 2 : Designing front-end electronics**
- **Course 3 : Electronics in high energy physics**

Introduction


- **Speak “electronics” in just 3 lessons...**
 - “Did you cascode your charge preamp to increase your open loop gain ?”
 - “Did you find an FPGA with LVDS I/Os for your digital filter ?”
 - A lot of **vocabulary** (and abbreviations...) to get used to, but :
- **Little prerequisite knowledge required :**
 - Ohm's law : $U = Z I$
 - Some basics of Fourier (or Laplace) transforms cannot hurt for signal theory
- *Many more details are given in the transparencies -> don't be scared !*
- *Emphasis on front-end electronics : « electronics for physicists » not engineers*

Electronics in experiments


- A lot of electronics in the experiments...
 - Readout electronics : amplification, filtering... : **Analog electronics (A,V,C)**
 - Processing & Trigger electronics : **Digital electronics (bits)** [see lecture by P. Sphicas]
 - **The performance of electronics often impacts on the detectors**




A large variety of detectors...




ATLAS : Higgs boson




Planck : CMB



CDF : top quark



Edelweiss : dark matter



SuperK : neutrino oscillations




AUGER : cosmic rays 10^{20} eV

Electronics allowing better detectors : trackers



■ Measurement of (charged) particle tracks

- millions of pixels ($\sim 100 \mu\text{m}$)
- (quasi) binary readout at 40 MHz
- High radiation levels
- Made possible by ASICs




Pixel detector and readout electronics

Tracks in an e+e- collision at ILC




Importance of electronics : calorimeters

- **Calorimetry = energy measurement (\approx mass)**
- **Dynamic range : maximum signal/minimum signal (or noise)**
 - Typically : $10^3 - 10^5$
 - Often specified in dB ($=20\log V_{\max}/V_{\min}$) = 60 - 100 dB
 - Also in bits : $2^n = V_{\max}/v_{\min} = 10 - 18$ bits
- **Precision $\sim 1\%$**
 - Energy resolution : $\sigma(E)$
 - Importance of low noise, uniformity, linearity...




H \rightarrow $\gamma\gamma$ in CMS calorimeter




Overview of readout electronics

- Most front-ends follow a similar architecture



- Very small signals (fC) -> need **amplification**
- Measurement of **amplitude** and/or **time** (**ADCs**, **discris**, **TDCs**)
- Several thousands to millions of channels


Readout electronics : requirements



The foundations of electronics


■ Voltage generators or source

- Ideal source : constant voltage, independent of current (or load)
- In reality : non-zero source impedance R_S




■ Current generators

- Ideal source : constant current, independent of voltage (or load)
- In reality : finite output source impedance R_S



■ Ohms' law


- $Z = R, 1/j\omega C, j\omega L$
- Note the **sign** convention



Frequency domain & time domain

■ Frequency domain :

- $V(\omega, t) = A \sin(\omega t + \varphi)$
 - Described by **amplitude** and **phase** (A, φ)
- **Transfer function** : $H(\omega)$ [or $H(s)$]
- = The ratio of output signal to input signal in the frequency domain assuming **linear** electronics
- $V_{out}(\omega) = H(\omega) V_{in}(\omega)$



■ Time domain

- **Impulse response** : $h(t)$
- = the output signal for an **impulse** (delta) input in the time domain
- The output signal for **any** input signal $v_{in}(t)$ is obtained by **convolution** : «*» :
- $V_{out}(t) = v_{in}(t) * h(t) = \int v_{in}(u) * h(t-u) du$

■ Correspondance through Fourier transforms




- $X(\omega) = \mathcal{F}\{x(t)\} = \int x(t) \exp(j\omega t) dt$
- a few useful Fourier transforms in appendix

- $H(\omega) = 1 \rightarrow h(t) = \delta(t)$ (impulse)
- $H(\omega) = 1/j\omega \rightarrow h(t) = S(t)$ (step)
- $H(\omega) = 1/j\omega (1+j\omega T) \rightarrow h(t) = 1 - \exp(-t/T)$
- $H(\omega) = 1/(1+j\omega T) \rightarrow h(t) = \exp(-t/T)$
- $H(\omega) = 1/(1+j\omega T)^n \rightarrow h(t) = 1/n! (t/T)^{n-1} \exp(-t/T)$
- ...

Frequency response

■ Bode plot

- Magnitude (dB) = $20 \log |H(j\omega)|$
- -3dB bandwidth : $f_{-3dB} = 1/2\pi RC$
 - $R=10^5 \Omega$, $C=10\text{pF} \Rightarrow f_{-3dB}=160 \text{ kHz}$
 - At f_{-3dB} the signal is attenuated by 3dB = $\sqrt{2}$, the phase is -45°
- Above f_{-3dB} , gain rolls-off at -20dB/decade (or -6dB/octave)





Time response

■ Impulse response

- $h(t) = \mathcal{F}^{-1} \{ R/(1+j\omega RC) \}$
 $= R/\tau \exp(-t/\tau)$
- τ (τ) = $RC = 1 \mu\text{s}$: time constant


■ Step response : rising exponential

- $H(t) = \mathcal{F}^{-1} \{ 1/j\omega R/(1+j\omega RC) \}$
 $= R [1 - \exp(-t/\tau)]$
- Rise time : $t_{10-90\%} = 2.2 \tau$
- « eye diagramm »




Detector(s)

- A large variety
- A similar modelization




6x6 pixels, 4x4 mm²
HgTe absorbers, 65 mK
12 eV @ 6 keV

CMS Pixel module



21-22 july 2005

PMT for Antares




ATLAS LAr em calorimeter

Detector modelization


- **Detector = capacitance C_d**
 - Pixels : 0.1-10 pF
 - PMs : 3-30pF
 - Ionization chambers 10-1000 pF
 - Capa or transmission line?

- **Signal : current source**
 - Pixels : $\sim 100e^-/\mu m$
 - PMs : 1 photoelectron $\rightarrow 10^5-10^7 e^-$
 - Modelized as an impulse (Dirac) : $i(t)=Q_0\delta(t)$

- **Missing :**
 - High Voltage bias
 - Connections, grounding
 - Neighbours
 - Calibration...



Detector modelisation



25 Jun 2003
15:11:47

Sometimes a rather complex modelling...


■ Modelizing the ATLAS HEC calorimeter

[L. Kurchaninov LEB 2000]



- Measure parameters for all element : more than thirty poles and zeros
- Fit residuals within +/- 1%


HEC Chain



Reading the signal


■ Signal

- Signal = current source
- Detector = capacitance C_d
- Quantity to measure
 - Charge => integrator needed
 - Time => discriminator + TDC





■ Integrating on C_d

- Simple : $V = Q/C_d$
- « Gain » : $1/C_d$: 1 pF \rightarrow 1 mV/fC
- Need a follower to buffer the voltage...
- Input follower capacitance : $C_a // C_d$
- Gain loss, possible non-linearities
- crosstalk
- Need to empty C_d ...



Impulse response

Monolithic active pixels



MAPS readout


Ideal charge preamplifier

■ ideal opamp in transimpedance

- Shunt-shunt feedback
- transimpedance : v_{out}/i_{in}
- $V_{in}=0 \Rightarrow V_{out}(\omega)/i_{in}(\omega) = -Z_f = -1/j\omega C_f$
- **Integrator** : $v_{out}(t) = -1/C_f \int i_{in}(t)dt$

$$v_{out}(t) = -Q/C_f$$


- « Gain » : $1/C_f$: 0.1 pF \rightarrow 10 mV/fC
- C_f determined by maximum signal



Charge sensitive preamp

■ Integration on C_f

- Simple : $V = -Q/C_f$
- Unsensitive to preamp capacitance C_{PA}
- Turns a short signal into a long one
- **The front-end of 90% of particle physics detectors...**
- **But always built with custom circuits...**



Non-ideal charge preamplifier

■ Finite opamp gain



- $V_{out}(w)/i_{in}(w) = -Z_f / (1 + C_d / G_0 C_f)$
- Small signal loss in $C_d / G_0 C_f \ll 1$ (ballistic deficit)

■ Finite opamp bandwidth

- First order open-loop gain
- $G(w) = G_0 / (1 + j w / w_0)$
 - G_0 : low frequency gain
 - $G_0 w_0$: gain bandwidth product

■ Preamp risetime

- Due to gain variation with w
- Time constant : τ (τ) = $C_d / G_0 w_0 C_f$
- Rise-time : $t_{10-90\%} = 2.2 \tau$
- Rise-time optimised with w_C or C_f



Charge preamp seen from the input

■ Input impedance with ideal opamp



- $Z_{in} = Z_f / G+1$
- $Z_{in} \rightarrow 0$ for ideal opamp
- « Virtual ground » : $V_{in} = 0$
- Minimizes sensitivity to detector impedance
- Minimizes crosstalk

■ Input impedance with real opamp

- $Z_{in} = 1/j\omega G_0 C_f + 1/G_0 \omega_0 C_f$
- Resistive term : $R_{in} = 1/G_0 \omega_0 C_f$
 - Exemple : $\omega_c = 10^9$ rad/s $C_f = 0.1$ pF $\Rightarrow R_{in} = 10$ k
- Determines the input time constant :

$$\tau = R_{eq} C_d$$
- Good stability= (...!)


■ Equivalent circuit :



Crosstalk


■ Capacitive coupling between neighbours

- Crosstalk signal is *differentiated and with same polarity*
- Small contribution at signal peak
- Proportional to C_x/C_d and preamp input impedance
- Slowed derivative if $R_{in}C_d \sim t_p \Rightarrow$ non-zero at peak




■ Inductive coupling

- Inductive common ground return
- "Ground apertures" = inductance
- Connectors : mutual inductance



Electronics noise

- **Definition of Noise**
 - Random fluctuation superposed to interesting signal
 - Statistical treatment
- **Three types of noise**
 - Fundamental noise (Thermal noise, shot noise)
 - Excess noise ($1/f$...)
 - Parasitics -> EMC/EMI (pickup noise, ground loops...)






Electronics noise

■ Modelization

- Noise generators : $e_n, i_n,$
- Noise spectral density of e_n & i_n : $S_v(f)$ & $S_i(f)$
- $S_v(f) = |F(e_n)|^2$ (V^2/Hz)

■ Rms noise V_n

- $V_n^2 = \int e_n^2(t) dt = \int S_v(f) df$
- White noise (e_n) : $v_n = e_n \sqrt{\frac{1}{2}\pi f_{-3dB}}$



Rms noise v_n

Calculating electronics noise

■ Fundamental noise




- Thermal noise (**resistors**): $S_v(f) = 4kTR$
- Shot noise (**junctions**): $S_i(f) = 2qI$

■ Noise referred to the input

- All noise generators can be referred to the input as **2** noise generators :
- A voltage one e_n in series : **series noise**
- A current one i_n in parallel : **parallel noise**
- Two generators : no more, no less... why ?
- **To take into account the Source impedance**

■ Golden rule

- **Always calculate the signal before the noise**
what counts is the signal to noise ratio
- Don't forget noise generators are $V^2/Hz \Rightarrow$ calculations in module square
- Practical exercise next slide



Noise generators referred to the input

Noise in charge pre-amplifiers

2 noise generators at the input



- Parallel noise : (i_n^2) (leakage currents)
- Series noise : (e_n^2) (preamp)

Output noise spectral density :

- $S_v(\omega) = (i_n^2 + e_n^2/|Z_d|^2) / \omega^2 C_f^2$
 $= i_n^2 / \omega^2 C_f^2 + e_n^2 C_d^2 / C_f^2$
- Parallel noise in $1/\omega^2$
- Series noise is flat, with a « noise gain » of C_d/C_f



rms noise V_n

- $V_n^2 = \int S_v(\omega) d\omega / 2\pi \rightarrow \infty$ (!)
- Benefit of shaping...



Equivalent Noise Charge (ENC) after CRRCⁿ

- **Noise reduction by optimising useful bandwidth**
 - Low-pass filters (RCⁿ) to cut-off high frequency noise
 - High-pass filter (CR) to cut-off parallel noise
 - -> pass-band filter CRRCⁿ
- **Equivalent Noise Charge : ENC**
 - Noise referred to the input in electrons
 - $ENC = I_a(n) e_n C_T / \sqrt{\tau} \oplus I_b(n) i_n^* \sqrt{\tau}$
 - Series noise in $1/\sqrt{\tau}$
 - Paralle noise in $\sqrt{\tau}$
 - 1/f noise independant of τ
 - Optimum shaping time $\tau_{opt} = \tau_c / \sqrt{2n-1}$
- **Peaking time tp (5-100%)**
 - ENC(tp) independent of n
- **Complex shapers are obsolete :**
 - Power of digital filtering
 - Analog filter = CRRC ou CRRC²



Equivalent Noise Charge (ENC) after CRRCⁿ


- A useful formula : ENC (e⁻ rms) after a CRRC² shaper :

$$\text{ENC} = 174 e_n C_{\text{tot}} / \sqrt{t_p} (\delta) \oplus 166 i_n \sqrt{t_p} (\delta)$$

- e_n in nV/√Hz, i_n in pA/√Hz are the **preamp** noise spectral densities
- C_{tot} (in pF) is dominated by the detector (C_d) + input preamp capacitance (C_{PA})
- t_p (in ns) is the shaper peaking time (5-100%)

■ Noise minimization


- Minimize source capacitance
- Operate at optimum shaping time
- Preamp series noise (e_n) best with high transconductance (g_m) in input transistor
=> large current, optimal size



ENC for various technologies

- ENC for $C_d=1, 10$ and 100 pF at $I_D = 500$ μ A

- MOS transistors best between 20 ns - 2 μ s



Parameters

Bipolar :

- $g_m = 20$ mA/V
- $R_{BB} = 25$ Ω
- $e_n = 1$ nV/ \sqrt Hz
- $I_B = 5$ μ A
- $i_n = 1$ pA/ \sqrt Hz
- $C_{PA} = 100$ fF

PMOS 2000/0.35

- $g_m = 10$ mA/V
- $e_n = 1.4$ nV/ \sqrt Hz
- $C_{PA} = 5$ pF
- $1/f$:


MOS input transistor sizing

■ Capacitive matching : strong inversion

- g_m proportionnal to $W/L \sqrt{I_D}$
- C_{GS} proportionnal to $W \cdot L$
- ENC proportionnal to $(C_{det} + C_{GS}) / \sqrt{g_m}$
- Optimum W/L : $C_{GS} = 1/3 C_{det}$
- Large transistors are easily in moderate or weak inversion at small current

■ Optimum size in weak inversion


- g_m proportionnal to I_D (indep of W, L)
- ENC minimal for C_{GS} minimal, provided the transistor remains in weak inversion



Current preamplifiers :

■ Transimpedance configuration


- $V_{out}(\omega)/i_{in}(\omega) = -R_f / (1+Z_f/GZ_d)$
- Gain = R_f
- High counting rate
- Typically optical link receivers



Current sensitive preamp

■ Easily oscillatory

- Unstable with capacitive detector
- Inductive input impedance
 - $L_{eq} = R_f / \omega_c$
- Resonance at : $f_{res} = 1/2\pi \sqrt{L_{eq}C_d}$
- Quality factor : $Q = R / \sqrt{L_{eq}/C_d}$
 - $Q > 1/2 \rightarrow$ ringing
- Damping with capacitance C_f
 - $C_f = 2 \sqrt{C_d/R_f G_0 \omega_0}$
 - Easier with fast amplifiers
 -




High speed transimpedance amplifier

Fast transimpedance amplifiers


- $R_f = 25k$ $C_f = 10fF$
- SiGe process
- 15 GHz gain-bandwidth product

40 Gb/s transimpedance for optical

- Simple architecture (CE + CC)
- SiGe bipolar transistors
- CC outside feedback loop
- « pole splitting »



Open loop frequency response of SiGe amplifier



Course 2 : Front-end electronics Example of design

CERN Summer school 2005



C. de LA TAILLE
LAL Orsay
Taille@lal.in2p3.fr





Summary of lecture 1

- Ohm's law enough to do electronics
 - Without forgetting Z complex...
 - The science of Electronics engineering...
- Current sensitive preamplifiers (PAI)
- Charge sensitive preamplifiers (PAC)
 - Output proportionnal to the incoming charge

$$V_{\text{out}}(t) = - Q/C_f$$

- « Gain » : $1/C_f$; $C_f = 1 \text{ pF} \rightarrow 1 \text{ mV/fC}$
- Transforms a short pulse into a long one
- Low input impedance \rightarrow current sensitive
- Virtual resistance $R_{\text{in}} \rightarrow$ stable with capacitive detector
- The front-end of 90% of particle physics detectors...
- But always built with custom circuits...



Design in micro-electronics


- performant design is at transistor level
- Simple models
 - Hybrid π model
 - Similar for bipolar and MOS
 - Essential for design

■ Three basic bricks


- Common emitter (CE) = V to I (transconductance)
- Common collector (CC) = V to V (voltage buffer)
- Common base (BC) = I to I (current conveyor)

■ Numerous « composites »

- Darlington, Paraphase, Cascode, Mirrors...



Low frequency hybrid model of bipolar




The Art of electronics design


Components : bipolar transistors (1)

■ Principle of operation :

- Forward bias of base emitter junction injects carriers which are swept in the collector due to the high collector-base electric field
- collector current (I_C) controlled by base-emitter voltage (V_{BE})
- Transconductance device : $g_m = \partial I_C / \partial V_{BE}$



First transistor (1949)
(Brattain-Bardeen Nobel 56)




SiGe Bipolar in 0.35µm monolithic process

Components : bipolar transistors (2)

State equation :


$$I_C = I_S \exp(V_{BE}/U_T)$$

- $U_T = kT/q = 26 \text{ mV}$: thermal potential
 - $I_S = 10^{-16} - 10^{-14} \text{ A}$: technological param.
- Very wide validity range : nA → mA
- small input (base) current I_B
- $I_B = I_C/\beta_0$ $\beta_0 \gg 1$ is the current gain : a very misleading term !



Early effect


- Very small dependence of I_C with collector voltage (V_{CE})
- $I_C(V_{CE})$ are straight lines which cross at the same « Early » voltage $-V_E$ (20-200V)



Small signal model

■ Equivalent circuit around bias point

- Signal = small variation around DC operating point (« bias point »)
- => **Linearisation** : signal $v_{in} \ll V_{BE}$
- $V_{BE} \rightarrow V_{BE} + v_{in} \Rightarrow I_C = I_C (1 + v_{in}/U_T + \dots)$
- Transconductance : $g_m = \partial I_C / \partial V_{BE} = I_C / U_T$
 - g_m depends only on bias current I_C and $U_T = kT/q$
 - Ex : $I_C = 1 \text{ mA} \Rightarrow g_m = 1 \text{ mA} / 26 \text{ mV} = 40 \text{ mA/V}$




Schematic drawing of NPN transistor

■ Input impedance = r_π

- Base current $\Rightarrow R_{in} = r_\pi = \partial V_{BE} / \partial I_B = \beta_0 / g_m$
- Relatively **large** : $r_\pi = 1\text{-}100 \text{ k}\Omega$
 - Ex : $I_C = 1 \text{ mA} ; \beta_0 = 100 \Rightarrow r_\pi = 2.6 \text{ k}\Omega$

■ Output impedance : r_o

- **Early effect** : $R_{out} = r_o = \partial V_{CE} / \partial I_C = V_E / I_C$
 - V_E is the Early voltage = 10-100 V
- **Large** value : 10k-10M Ω
 - Ex : $I_C = 1 \text{ mA} ; V_E = 100 \text{ V} \Rightarrow r_o = 100 \text{ k}\Omega$




Low frequency hybrid model of bipolar

Hybrid π model

■ Simple hybrid model :


- Voltage controlled current source $g_m v_{BE}$
- Transconductance $g_m = I_C / U_T$
- Large input resistance $r_\pi = \beta_0 / g_m$
- Large output resistance $r_o = V_A / I_C$



Low frequency hybrid model of bipolar

■ Frequency response

- Include capacitors :
 - Base-emitter junction C_π
 - Base collector junction C_μ
- $\Rightarrow \beta$ varies with frequency : $\beta(\omega) = g_m z_\pi(\omega)$
- $\beta(\omega) = \beta_0 / [1 + j \beta_0 (C_\pi + C_\mu) / g_m]$
- $\beta(f) = 1$ for $f = f_T$ (transition frequency)
 - f_T is a function of I_C but asymptotic to a max






High frequency hybrid model of bipolar

Components : MOS transistors

■ Strong inversion :

- quadratic approximation
- $I_D = \frac{1}{2} \mu_n C_{ox} W/L (V_{GS} - V_T)^2$
 - V_T : threshold voltage : technology dépendant
 - μ_n carrier mobility, C_{ox} gate thickness
 - W and L : dimensions = "designer's choice"
- Voltage controlled current source
- No gate current : $I_G = 0$



Components : MOS transistors

■ Weak inversion : exponential law



- when V_{GS} close to V_T
- $I_D = I_{D0} \exp(V_{GS}/nU_T)$ ($1 < n < 2$)
- Similar to bipolar with $\beta_0 \rightarrow \infty$

■ Early effect

- Small dependance of I_D with V_{DS}
- Similar to bipolar transistor, but smaller V_A

■ Body effect


- Effect of back gate : change in effective channel thickness
- MOS is a 4 terminals device



MOS hybrid π model :


■ Small signal equivalent circuit

- Voltage-controlled (V_{GS}) current source
- Transconductance : $g_m = \partial I_D / \partial V_{GS}$
 - Strong inversion : $g_m = (\mu_n C_{ox} W/L I_D)^{1/2}$
 - Weak inversion : $g_m = I_D / n U_T$
- Input impedance : C_{GS}
- Output impedance : $1/g_{DS} = V_E / I_D$
 - V_E : Early voltage $V_E = \alpha L$
- Capacitance :
 - Gate-Source : $C_{GS} \sim 2/3 C_{ox} W L$
 - Gate-Drain : $C_{GD} \sim 1/3 C_{ox} W L$



■ Similar hybrid π model as the bipolar

- g_m remains g_m (but smaller)
- $r_\pi \rightarrow \infty$
- $r_o \rightarrow 1/g_{DS}$





Common emitter (CE) configuration

- **Emitter common to input and output**
 - Input on the base
 - Output on the **collector**
 - "common source" with MOS

- **Low frequency characteristics**
 - Input impedance $R_{in} = r_{\pi} (= \beta_0 / g_m)$
 - Output impedance: $R_{out} = r_o (= V_A / I_C)$
 - **Voltage gain** : $G = v_{out} / v_{in} = - g_m R_L$
 - Inverting amplifier


- **Transconductance stage**
 - **Large Z_{in}** : voltage sensitive input
 - **Large Z_{out}** : current driven output
 - **Transconductance g_m** determined by bias current I_C



Common emitter frequency response

Frequency response

- Include capacitors : C_π , C_μ
- Effect of C_μ : **Miller effect**
- = apparent input capacitance C_{Mi}
- $C_{Mi} = (1 + g_m R_L) C_\mu$
- Gain : $A_v = -g_m R_L / [1 + j\omega R_S (C_\pi + C_{Mi})]$
- Ex : $R_S = 1\text{ k}\Omega$ $R_L = 20\text{ k}\Omega$ $g_m = 1\text{ mA/V}$ $C_\pi = 2.5\text{ pF}$
 $C_\mu = 0.5\text{ pF} \Rightarrow C_{Mi} = 10\text{ pF}$ $\tau = 12.5\text{ ns}$





Frequency response of CE

Time response

- $H(t) = \mathcal{F}^{-1} \{ 1/j\omega R / (1 + j\omega RC) \}$
 $= R [1 - \exp(-t/\tau)]$
- $\tau = R_S (C_\pi + C_{Mi})$
- Similar calculation as photodiode preamp

Slow configuration





Common collector (CC) :

- **Collector common to input and output**
 - Input on the base
 - Output on the **emitter**
 - = Common drain for MOS
- **Low frequency characteristics**
 - Input impedance $R_{in} = r_{\pi} + \beta_0 R_E$
 - Output impedance: $R_{out} = R_S / \beta_0 + 1/g_m$
 - Voltage gain : $A_v = v_{out}/v_{in} = 1/(1+1/g_m R_E) \leq 1$
 - Non inverting

- **Voltage follower or "emitter follower"**
 - **Large Z_{in}** : voltage sensitive input
 - **Small Z_{out}** : voltage driven output
 - **Unity gain** buffer : "the emitter follows the base"

- **Frequency response : $\sim F_T$**
 - Small apparent input capacitance



Equivalent circuit of CC

Common base (CB) :

- **Collector common to input and output**

- Input on the **emitter**
- Output on the **collector**

- **Low frequency characteristics**



- Input impedance $R_{in} = 1/g_m$
- Output impedance: $R_{out} = (1+g_m R_S)r_o$
- Current gain : $A_i \sim 1$
- Non inverting

- **Current conveyer**

- **Small Z_{in}** : current sensitive input
- **Large Z_{out}** : current driven output
- **Unity gain current conveyor**

- **Frequency response** : $\sim F_T$

- **Very fast**
- Excellent isolation input/output





Equivalent circuit of CC


Example : designing a charge preamp (1)

- From the schematic of principle

- Using of a fast opamp (OP620)
- Removing unnecessary components...
- Similar to the traditional schematic «Radeka 68 »
- Optimising transistors and currents



Schematic of a OP620 opamp ©BurrBrown




Charge preamp ©Radeka 68

Example : designing a charge preamp (2)

- Simplified schematic


- Optimising components

- What transistors (PMOS, NPN ?)
- What bias current ?
- What transistor size ?
- What is the noise contributions of each component, how to minimize it ?
- What parameters determine the stability ?
- What is the saturation behaviour ?
- How vary signal and noise with input capacitance ?
- How to maximise the output voltage swing ?
- What the sensitivity to power supplies, temperature...



Example : designing a charge preamp (3)

- **Small signal equivalent model**
 - Transistors are replaced by hybrid π model
 - Allows to calculate open loop gain




- **Gain (open loop) :**

$$v_{out}/v_{in} = -g_{m1} R_0 / (1 + j\omega R_0 C_0)$$

- *Ex : $g_{m1}=20\text{mA/V}$, $R_0=500\text{k}\Omega$, $C_0=1\text{pF} \Rightarrow G_0=10^4$ $\omega_0=210^6$ $G_0\omega_0=2 \cdot 10^{10} = 3 \text{ GHz}!$*

Example : designing a charge preamp (4)



- Complete schematic
 - Adding bias elements



Example : designing a charge preamp (5)

■ Complete simulation


- Checking hand calculations against 2nd order effects
- Testing extreme process parameters (« corner simulations »)
- Testing robustness (to power supplies, ntemperature...)



1 MHz



Practical realization

■ Acces to microelectronics




← 6 cm →

Charge preamp in SMC hybrid techno



Charge preamp in 0.8 μm BiCMOS



Example : designing a charge preamp (6)

■ Layout


- Each component is drawn
- They are interconnected by metal layers

■ Checks

- DRC : checking drawing rules (isolation, minimal dimensions...)
- ERC : extracting the corresponding electrical schematic
- LVS (layout vs schematic) : comparing extracted schematic and original design
- Simulating extracted schematic with parasitic elements

■ Generating GDS2 file

- Fabrication masks : « reticule »



Processing of ASICs

■ From Sand to ICs...

RETICLE
(Pattern with 0.7 micron apertures ie 4 X 0.18)

Lithography.
UV Light

Silicon Wafer

Light Sensitive Coating.

Multiple Layers.
>350 process steps.

CREATING > 125 million TRANSISTORS ON EACH MICROPROCESSOR;
WITH FEATURES 1/2000th THE WIDTH OF A HUMAN HAIR.

The diagram illustrates the lithography process. It starts with a Silicon Wafer, which is coated with a Light Sensitive Coating. This is followed by the Lithography step, where UV Light is projected through a RETICLE (Pattern with 0.7 micron apertures ie 4 X 0.18) onto the wafer. The process involves Multiple Layers and >350 process steps. The final result is a wafer with a pattern of transistors, creating > 125 million transistors on each microprocessor, with features 1/2000th the width of a human hair. An inset photograph shows a technician in a cleanroom environment handling a large, circular silicon wafer.

Course 3 : Electronics in High Energy physics, evolution of technologies and examples

CERN Summer school 2005




C. de LA TAILLE
LAL Orsay
Taille@lal.in2p3.fr



Overview of readout electronics

- Most front-ends follow a similar architecture




- Very small signals (fC) -> need **amplification**
- Measurement of **amplitude** and/or **time** (**ADCs**, **discris**, **TDCs**)
- Several thousands to millions of channels

Analog memories

- **Switched Capacitor Arrays (SCAs)**
 - Store signal on capacitors (\sim pF)
 - Fast write (\sim GHz)
 - Slower read (\sim 10MHz)
 - Dynamic range : 10-13 bits
 - depth : 100-2000 caps
 - Unsensitive to cap absolute value (voltage write, voltage read)
 - **Low power**
 - Possible loss in signal integrity (droop, leakage current)


- **The base of 90% of digital oscilloscopes !**




Example : SAM for HESS2

Swift Analog Memory


- 3 Gsample/s >10 bits



+ serial link for configuration set-up



2 ns pulse in SAM0




chip layout in 0.35μ CMOS

Phase comparator + Charge Pump

Analog to Digital Converter (ADC)

[P. Dugoujon LEB8 Colmar 02]


Ex:4 bits A/D converter.



ADCs : G.D.A.S.A.P.

- The era of G.D.A.S.A.P. : « go digital as soon as possible »
 - Spectacular evolution of ADCs : **more bits, faster, less watts**
 - Propelled by evolution of technologies and telecom
- Has revolutionnized signal processing
- A large effort starting to develop ADCs for HEP in the institutes



[L. Dugoujon LEB 2002]



Resolution vs speed of ADCs in 2002

© L. Dugoujon
STm

- **Linear sums of sampled signal**
 - Finite Impulse Response (FIR)
 - **made possible by fast ADCs (or analog memories)...**
- **Signal : $s(t)=Ag(t)+b$**
 - A : amplitude
 - $G(t)$: normalised signal shape
 - B : noise
 - Sampled signal : $s_i=Ag_i+b_i$
- **Filter : weighted sum $\sum a_i s_i$**
 - $a_i = \sum R^{-1}_{ij} g_j$
 - R = autocorrelation fonction
 - g_i = signal shape
(0, 0.63, 1, 0.8, 0.47)
 - $S = \sum_{i=1}^n a_i s_i$





Exemple : ATLAS "multiple sampling"

©L. Serin


- **Slowing down the signal**
 - Reduction of series noise
 - Similar to a simple integration

- **Accelererating the signal**
 - Reduction of pileup noise
 - Similar to a differentiation

- **Measuring the timing**

- **Some questions**
 - How does-it compare to an analog filter
 - How many samples are needed ?
 - What accuracy is needed on the waveform and on the autocorrelation ?
 - What analog shaping time is needed ?
 - Is the analog filter really useful ?

Signal before and after digital filtering



$$A = (-0.75, 0.47, 0.75, 0.07, -0.19)$$



Digital data handling

© M. Citterio Milano



Example : ATLAS Read-out drivers

■ ROD Motherboard (MB) architecture:

- Custom ORx modules, GLink deserialisers
- FPGAs re-route data to every other PU in initial "staging" mode
- O/P data serialized and sent thru backplane to TM and then to L2/DAQ


■ Processing Unit (PU) architecture:

- Two PUs per daughterboard
- Cyclone I/P FPGA for data checking, reformatting
- TMS DSP 720 MHz for processing (1 FEB @ 100 kHz)
- FIFOs for O/P data interface to MB
- O/P FPGA for VME interface, histo. readout





(R)evolution of analog electronics (1)

■ Acces to microelectronics




6 cm

Charge preamp in SMC hybrid techno





Charge preamp in 0.8 μm BiCMOS



(R)evolution of analog electronics (2)


- **ASICs : Application Specific Integrated Circuits**
 - Access to foundries through **multiproject runs (MPW)**
 - Reduced development costs : 600-1000 €/mm² compared to dedicated runs (50-200 k€)
 - **Full custom layout, at transistor level**
 - mostly **CMOS & BiCMOS**
- **Very widespread in high Energy Physics**
 - High level of integration, limited essentially by power dissipation and parasitic couplings (EMC)
 - Better **performance** : reduction of parasitics
 - Better **reliability** (less connections)
 - But **longer developpement time**

Layout 32ch ASIC




300 mm wafer (IBM)


Evolution of technologies




SiGe Bipolar in 0.35μm monolithic process




First planar IC (1961)



5 μm MOSFET (1985)





15 nm MOSFET (2005)




Evolution of CMOS technologies

Moore's law : doubling every 2 years

Goal: Over 1 billion transistors by 2005



Pentium 4




4004

Microprocesseur	4004	8086	i386	Pentium	Pentium 4
Année	1971	1978	1985	1993	2000
Nb. Bits	4	16	32	64	64
Horloge (Hz)	108k	10M	33M	66M	1.5G
Mémoire adressable (bytes)	640	1M	16M	4G	64G
Technologie (µm)	10	3	1	0.8	0.18
Nb transistors	2300	29000	275000	3.1M	42M
Tension alim (V)	12	5	5	5/3.3	1.3 interne


CMOS scaling

[P. Jarron LEB8 Colmar 02]

- **Reduction of dimensions**
 - « Quasi-constant voltage scaling »
 - Decrease of W, L, t_{ox}
 - (partial) decrease of V_{DD} et V_T




- **Improvement of speed in $1/L^2$**
 - Improvement of transconductance (as W/L) and reduction of capacitors (as WL)





$$\frac{dV_{OUT}}{dt} = \frac{I_{DS0}}{C} \propto \frac{W}{L} = \frac{1}{L^2}$$

- **Radiation hardness in bonus !**
 - Less trapping in gate oxide



Evolution of CMOS technologies (2)




- Differences between analog/mixed signal and digital technologies
 - Very fast evolution of digital technologies (faster design migration)
 - More « perene » analog technologies (SiGe, BiCMOS...) (driven by mobile telecom and automotive)
 - A visible split occuring
- More difficult analog design in low voltage
 - « no more headroom for signals »



SiGe technology

© R. Hermel

- **Faster bipolar transistors for RF telecom**
 - Better mobility and FT
 - Better current gain (beta)
 - Better Early voltage
 - Interesting improvement at low T
 - Compact CMOS (0.25 or 0.35 μm) for mixed-signal design



■ MPW (multi-project wafers)

- CMOS 0.35 μ m (AMS) : 650 €/mm²
- BiCMOS SiGe 0.35 μ m (AMS) : 900 €/mm²
- CMOS 0.13 μ (STm) : 2500 €/mm²
- CMOS 90 nm (STm) : 5000 €/mm²
- Usually a few 10 to 100 pieces in a MPW run

■ Production runs

- Masks : 91 k€ (CMOS 0.35 μ m)
- 8" wafers : 4 k€, useful area : 25 000 mm² = several thousands of chips

■ Packaging

- Ceramic : 20-30€/chip
- Plastic : 2k€ + 1-2 €/chip



■ Example : chip 10mm² 16 channels

- 100 chips (MPW) : 120€/chip, 7€/channel
- 10 000 chips (4wafers) : 12€/chip < 1€/channel



(R)evolution of digital electronics (1)

- From stacks of circuits to FPGAs : programmable gate arrays




Evolution of digital electronics (2)

- Schematic -> High level languages (Verilog, VHDL)
 - Example 8 bit comparator
 - 74LS866

- VHDL comparator :

```
entity comparator_8 is
port (   raz : in std_logic;
        val1,val2 : in std_logic_vector(7 downto 0)
        result : out std_logic
    );
end entity comparator_8;
architecture archi_& of comparator_8 is
begin
    result <=   '0' when raz = '0' else
                '1' when val1 > val2 else
                '0'
end architecture archi_1;
```




(R)evolution of digital electronics (3)

■ Reduction of digital logic levels


- 1980 : TTL : 0-5 V
- 2000 : LVDS : Low Voltage (± 400 mV) Differential Swing
- Better signal integrity (EMC)
- Reduction of power supplies 5V \rightarrow 3.3V \rightarrow 2.5V \rightarrow 1.2V

■ Components : the revolution of FPGAs :

- = Field Programmable Arrays (Altera[®], Xilinx[®])
- 4-40 millions gates (55M in a Pentium4)
- RISC 32bits processors
- 10 Mbits resident memory
- 2000 pins 1300 I/O (inputs/outputs)
- 300 MHz operation



FPGAs as blackhole of digital electronics ?



Effect of radiations on components

■ TID : total ionising dose effects



- Charge trapping in gate oxide
- Alleviated in thin oxides (Deep SubMicron DSM)
- Radiation tolerant layout techniques designed by CERN RD49 in $0.25\mu\text{m}$

■ NIEL : non ionising energy loss

- Cristal damage with neutrons
- Beta drop in bipolar transistors


■ SEU : Single Event Effect

- Effect of large ionising impact : local charge deposition on critical nodes
- SEU : single event Upset = bit flip
- SEL : single Event Latchup : thyristor setting -> destructive !




Summary of radiation effects on components

©N. Seguin-Moreau



[N. Seguin-Moreau Cargèse 2004]



Silicon Tracker

©J. Hall

■ Main sub-systems: Microstrip Tracker and Pixel Detector


- Microstrip Tracker comprises 3 (topological) regions
- ~210 m² of silicon, 10M channels
- 75000 FE chips, 40000 optical links


■ Silicon sensors

- p-side readout, AC coupled, with poly-Si bias resistors
- 500μm 19100 units, 8 designs
- 320μm 6450 units, 8 designs

Tender required companies capable to deliver >50% of requirement



one succeeded...







CMS Pixels

Barrel Module with
16 Readout Chips PSI43



Layer	Radius [mm]	# Modules	Area [m ²]	Fluence [MHz/cm ²]
1	41-45	128	0.15	25
2	70-74	224	0.25	13
3	107-112	352	0.38	8








CMS pixel readout chip

- 52 x 53 pixels, organised in 26 double column
- Pixel size: 150 x 150 μ m
- Column Drain Architecture


- 2 stage preamp with adjustable feedback
- adjustable comparator threshold, global and local trim
- sample/hold with programmable hold delay
- adjustable range and scale of pixel address and double column address






CMS micro strips

[U. Goerlach LEB8 Colmar 02]





CMS strip readout ASIC : APV25







Fig. 1. APVD block diagram.

- **Very high level of integration**
 - 128 preamps/shapers, 128*160 analog pipelines
 - Mode peak & déconvolution, multiplexe'd output, internal calibration ...
- **Performance**
 - Dynamic range ± 13 MIP, low dissipation ($2\mu\text{W}/\text{ch}$), Low noise : $\sim 200e^-$
- **Rad hard design**
 - 0.25μ technology, withstands 50 Mrads




APV25 performance

[M Raymond LEB8 Colmar 02]




Gaseous detectors : ALICE TPC layout



GAS VOLUME
88 m³


DRIFT GAS
0% Ne - 10%CO₂



Readout plane segmentation

18 trapezoidal sectors
each covering 20 degrees in
azimuth


TPC: Electronics





- **ALTRO: commercial ADC integrated with custom digital chip**
 - 0.25 micron technology (ST), 64 mm², 29 mW/ch, SEU protection

ALTRO chip ALICE TPC

[P. Jarron LEB8 Colmar 02]



- 8-ch ALTRO readout chip
-64 mm², 29mW/ch






After L. Musa/CERN



ATLAS : LAr e.m. calorimeter [11]




- Liquid argon « accordion » calorimeter
- Energy resolution : $10\%/\sqrt{E} \oplus 0.7\%$
- Segmentation : PS, Frt, Mid, Back
 - Capacitance : 200 pF - 2 nF
- Triangular ionisation signal
 - $I_0 = 2.5 \mu\text{A}/\text{GeV}$ $t_{\text{dr}} = 450 \text{ ns}$
 - I_0 proportionnal to particle energy



ATLAS Lar calorimeter readout


Calibration :
116 boards @ 128 ch

Front End Board (FEB) :
1524 boards @ 128 ch



Electrodes


Front End Crate:



Cold to warm
Feedthrough

Readout and
Calib. signals

Cryostat







ATLAS LAr : Front End boards

- Amplify, shape, store and digitize LAr signals




- 16 bits dynamic range current preamps
- Trigain (1-10-100) CRRC² shapers
- 12 bits R/W analog memories
- 10 different ASICs rad hard...





ATLAS LAr : calibration

- **Generate 0.2% accuracy calibration pulses**
 - 16 bits dynamic range : 50 μV - 5 V pulse
 - 1 ns risetime, 400 ns fall time
 - 0.1 % linearity
 - Injected inside LAr with 0.1% precision 1 k Ω resi.




Future : ILC challenges for electronics




■ CALICE = W-Si Calorimeter

- Precision measurements : $\sim 10\%/ \sqrt{E}$
 - good linearity ($\%$ level)
 - Good inter-calibration ($\%$ level)
 - Low crosstalk ($\%$ level)
- Large dynamic range (15 bits)
 - 0.1 MIP \rightarrow 2 500 MIP
- Auto-trigger on MTP
 - Low noise \ll MIP
- Hermeticity : no room
 - High level
 - **Ultra-low power**
- 30 Mchannels




Ultra-low
POWER
is the
KEY issue

■ « Tracker electronics vs calorimetric performance »





FLC_PHY3 18ch 10*10mm 5mW/ch




ATLAS LAr FEB 128ch 400*500mm 1 W/ch

Future : calorimetry at ILC (201?)


- Front-end ASICs embedded in detector
- All communications via edge
 - 4,000 ch/slab, minimal room, access, power
 - Keep hermeticity
- Data out (**~Mbyte/s/slab**) : optical, wireless ?



Technologic prototype



CALICE ECAL Front-End ASIC



Electromagnetic compatibility (EMC-EMI)

■ Coexistence analog-digital

- Capacitive, inductive and common-impedance couplings
- A full lecture !
- A good summary : there is no such thing as « ground », pay attention to current return



21-22 july 2005



C. de La Taille


Electronics

CERN Summer School 2005


Future : detector integration (MAPS)

MAPS : monolithic active pixel sensors

- ✓ Standard CMOS technology
- ✓ all-in-one detector-connection-readout
- ✓ small size / greater integration
- ✓ low power consumption
- ✓ radiation resistance
- ✓ system-level cost / Increased functionality
- ✓ random access (Region-of-Interest ROI readout)
- ✓ increased speed (column- or pixel- parallel processing)
- ✓ ease of use for end users



integrating the detector (MAPS)



RAL Camera-on-a-chip

- 0.5 µm CMOS technology
- Design 1st time right
- Noise ≤ 50 electrons
- Power consumption: ≤ 300 mW
- 3.3V Operation
- Readout control
- Readout speed: 10 Frames/Second
- Adjustable Gain Column Amplifiers
- **10 Bit ADC/Column**
- Alternative analogue output
- Parallel digital output
- I²C control system

• Rad Tolerant Design, Triple

TFA or above ASIC technology




- Emerging sensor technology for APS

- Adapted for α -Si:H thick films


- Bottom thin n-doped layer ~ 20 nm
- Middle thick i-layer layer ~ 5 - 30 μ m
- Top thin p-doped layer ~ 40 nm
- Indium Tin Oxide ITO ~ 100 nm

- Pixel segmentation of the n-i-p film

- High resistivity n-layer




TFA Concept



Thick TFA cross section

Trigger

- **Sorting out the interesting events**
 - LVL1 : calo & muons
 - LVL2 : regions of interest
 - LVL3 : event filter
- **Discard 99.99999% of events...**
- **See lectures by P. Sphicas**



Conclusion

- **In High Energy Physics, electronics is**
 - Everywhere, from detector to control rooms
 - Essential for performance
 - Customized inside ASICs
 - Using (and pushing) state of the art technology

- **I hope the 3 lectures convinced you that**
 - It is easy to understand
 - It is sometimes an Art, but always accessible
 - It is interesting and even fun...